PVT Insensitive IREF Generation
In this paper, supply, process and temperature compensated, low voltage current reference for CMOS integrated circuits is presented. To minimize production cost, it uses no BJTs, external components or trimming procedures. This circuit is designed in Intel-22nm process and evaluated by computer simulations. The circuit behaviour is supported by theoretical expressions and is in agreement with simulation results. A comparison with most current references in the literature shows considerable tolerance improvement. Simulation results show PVT tolerance of ±10 % and 1σ standard deviation of 5 μA at mean of 82 μA. An autonomous, all MOS, low voltage and process technology independent features make it suitable for advanced sub micron processes like 14, 10 nm and beyond.
KeywordsBGR CTAT PTAT Sub threshold Strong inversion Weak inversion
The author wishes to thank Intel Microelectronics for providing necessary access to tools and Intel 22nm process technology.
- 2.S.V. Shinde, PVT insensitive reference current generation, in Proceedings of the International MultiConference of Engineers and Computer Scientists 2014, IMECS 2014, Hong Kong, 12–14 Mar 2014. Lecture Notes in Engineering and Computer Science, pp. 690–694Google Scholar
- 4.S. Tang, S. Narendra, V. De, Temperature and process invariant MOS-based reference current generation circuits for sub-1 V operation, in Proceedings of ISLPED’03, pp. 199–204Google Scholar