A New Common Subexpression Elimination Algorithm for Constant Matrix Multiplications Over Binary Field
In this work, a new multi-term common subexpression elimination (CSE) algorithm is proposed. The new algorithm aims to reduce area-delay-production (ADP) in VLSI designs of constant matrix multiplication (CMM) over binary field. For promoting delays optimization, a gate-level delay computing method is used to compute the delays based on the transformed constant matrices. The new algorithm also takes a greedy algorithm to search the minimal ADP result. The worst case computational complexities of the delay computing method and the new CSE algorithm are analyzed, respectively. Experimental results have shown that the new CSE algorithm has more efficient in ADP reduction in VLSI designs of binary CMM.
KeywordsArea-delay-production Binary field Common subexpression elimination Constant matrix multiplication Critical path delay Delay computing method Greedy algorithm Multiple constants multiplication
This work was supported by the National Natural Science Foundation of China under Grant 61376025, the Industry-academic Joint Technological Innovations Fund Project of Jiangsu under Grant BY2013003-11.
- 2.A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, R.W. Brodersen, Optimizing power using transformations. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 14(1), 12–31 (1995)Google Scholar
- 3.N. Wu, X.Q. Zhang, Y.F. Ye, L.D. Lan, in Proceedings of The World Congress on Engineering and Computer Science 2013, WCECS 2013. Improving common subexpression elimination algorithm with a new gate-level delay computing method. Lecture Notes in Engineering and Computer Science, 23–25 October. (San Francisco, USA, 2013), pp. 677–682Google Scholar
- 4.O. Gustafsson, M. Olofsson, in First International Workshop on Arithmetic of Finite Fields (WAIFI 2007). Complexity reduction of constant matrix computations over the binary field, LNCS, vol. 4547 (Springer, 2007), pp. 103–115Google Scholar
- 6.C. Zeng, N. Wu, X.Q. Zhang, The optimization of AES S-box circuit design based on multiple-term CSE algorithm. Acta Electronica Sinica (Chinese Edition), 42(3), (2014)Google Scholar