Power Distribution Network Modeling and Analysis for TSV and Interposer-Based 3D ICs in the Frequency Domain

Chapter

Abstract

In this chapter, we treat the power distribution networks (PDNs) in TSV and interposer-based 3D ICs. First, we introduce the composition of the PDNs and the conventional design methodology of the PDNs in the frequency domain. For the design of the PDNs, we propose the modeling method for the PDNs in TSV and interposer-based 3D ICs based on a segmentation method. By using the models of the PDNs, we estimate and analyze the PDN impedance in TSV and interposer-based 3D ICs in the frequency domain with respect to the variations in the main design issues for the PDNs such as the size of grid-type PDNs, the number of power/ground (P/G) TSVs, and the capacitance of the on-chip decoupling capacitors (on-chip decaps).

Keywords

Power distribution network (PDN) Grid-type PDN Power/ground through silicon via (P/G TSV) TSV-based stacked grid-type PDN Segmentation method Conformal mapping method Phenomenological loss equivalence method (PEM) 

References

  1. 1.
    Emma PG, Kursun E (2008) Is 3D chip technology the next growth engine for performance improvement. IBM J. Res Dev 52(6):541–552CrossRefGoogle Scholar
  2. 2.
    Pak JS, Ryu C, Kim J (2007) Electrical characterization of trough silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation. In: Proceedings international conference on EMAP, pp 1–6, Nov 2007Google Scholar
  3. 3.
    The international technology roadmap for semiconductors (2009), http://www.itrs.net
  4. 4.
    Knickerbocker JU, Andry PS, Dang B, Horton RR, Interrante MJ, Patel CS, Polastre RJ, Sakuma K, Sirdeshmukh R, Sprogis EJ, Sri-Jayantha SM, Stephens AM, Topol AW, Tsang CK, Webb BC, Wright SL (2008) Three-dimensional silicon integration. IBM J Res Dev 52(6):553–569CrossRefGoogle Scholar
  5. 5.
    Woo D, Seong N, Lewis D, Lee H (2010) An optimized 3D-Stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In: Proceedings of the IEEE 2010 international symposium on high performance computer architecture, pp 1–12, Jan 2010Google Scholar
  6. 6.
    Sunohara M, Tokunaga T, Kurihara T, Higashi M (2008) Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring. In :Electronic components and technology conference (ECTC 2008), pp 847–852, 27–30 May 2008Google Scholar
  7. 7.
    Swaminathan M, Kim J, Novak I, Libous JP (2004) Power distribution networks for system-on-package: status and challenges. IEEE Trans Adv Packag 27(2):286–300Google Scholar
  8. 8.
    Swaminathan M, Engin AE (2007) Power integrity modeling and design for semiconductors and systems. Prentice Hall, Upper Saddle RiverGoogle Scholar
  9. 9.
    Villur G, Alarcdn E, Guinjoan F, Poveda A (2003) Optimized design of MOS capacitors in standard CMOS technology and evaluation of their equivalent series resistance for power applications. Proceedings of the International Symposium on circuits and systems ISCAS 03, vol 3. pp III-451, III-454, 25–28 May 2003Google Scholar
  10. 10.
    Park H, Kim H, Kam D, Kim J (2005) Co-modeling and co-simulation of package and on-chip decoupling capacitor for resonant free power/ground network design. In: Proceedings of electronic components and technology conference, vol 55. pp 727–731, 31 May–June 3 2005Google Scholar
  11. 11.
    Madhavan S, Joungho K, Istvan N, James P (2004) Power distribution networks for system-on-package: status and challenges. In :IEEE Trans, May 2004Google Scholar
  12. 12.
    Kim K, Hwang C, Koo K, Cho J, Kim H, Kim J, Lee J, Lee H, Park K, Pak J (2012) Modeling and analysis of a power distribution network in TSV-based 3-D memory IC including P/G TSVs, on-chip decoupling capacitors, and silicon substrate effects. IEEE Trans Compon Packag Manuf Technol 2(12):2057, 2070Google Scholar
  13. 13.
    Lei G-T, Techentin RW, Gilbert BK (1999) High-frequency characterization of power/ground-plane structures. IEEE Trans Microw Theory Tech 47(5):562–569CrossRefGoogle Scholar
  14. 14.
    Kim J, Lee W, Shim Y, Shim J, Kim K, Pak JS, Kim J (2010) Chip-package hierarchical power distribution network modeling and analysis based on a segmentation method. IEEE Trans Adv Packag 33(3):647–659CrossRefGoogle Scholar
  15. 15.
    Hwang C, Kim K, Pak JS, Kim J (2011) Modeling of an on-chip power/ground meshed plane using frequency dependent parameters. J Korea Electromagnet Eng Soc 11(3):192–200Google Scholar
  16. 16.
    Lee H-Y, Itoh T (1989) Phenomenological loss equivalence method for planar quasi-TEM transmission lines with a thin normal conductor or superconductor. IEEE Trans Microw Theory and Tech 37(12):1904, 1909Google Scholar
  17. 17.
    Eric B (2007) Signal integrity–simplified. Prentice Hall, Upper Saddle River, pp 150–157Google Scholar
  18. 18.
    Milanović V, Ozgur M, DeGroot DC, Jargon JA, Gaitan M, Zaghloul ME (1998) Characterization of broad-band transmission for coplanar waveguides on cmos silicon substrates. IEEE Trans Microw Theory Tech 46(5):632, 640Google Scholar
  19. 19.
    Stellari F, Lacaita AL (2000) New formulas of interconnect capacitances based on results of conformal mapping method. IEEE Trans Electron Dev 47(1):222–231CrossRefGoogle Scholar
  20. 20.
    Svacina J (1992) Analysis of multilayer microstrip lines by a conformal mapping method. IEEE Trans Microw Theory Tech 40(4):769, 772Google Scholar
  21. 21.
    Tuncer E, Serdyuk YV, Gubanski SM (2002) Dielectric mixtures: electrical properties and modeling. IEEE Trans Dielectr Electr Insul 9(5):809, 828Google Scholar
  22. 22.
    Kim J, Pak JS, Cho J, Song E, Cho J, Kim H, Song T, Lee J, Lee H, Park K, Yang S, Suh M, Byun K, Kim J (2011) High-frequency scalable electrical model and analysis of a through silicon via (TSV). IEEE Trans Compon Packag Manufact Technol 1(2):181, 195Google Scholar
  23. 23.
    Kim K, Yook JM, Kim J, Kim H, Lee J, Park K, Kim J (2013) Interposer power distribution network (PDN) modeling using a segmentation method for 3-D ICs with TSVs. IEEE Trans Compon Packag Manuf Technol 3(11):1891–1906Google Scholar
  24. 24.
    Kim K, Lee W, Kim J, Song T, Pak JS, Lee H, Kwon H, Park K. Analysis of power distribution network in TSV-based 3D-IC. In: IEEE 19th conference on electrical performance of electronic packaging and systems (EPEPS), pp 177, 180, 25–27 Oct 2010Google Scholar
  25. 25.
    Kim K, Pak JS, Kim H, Lee J, Park K, Kim J (2011) Impedance of power distribution networks in TSV-based 3D-ICs. In: IEEE electrical design of advanced packaging and systems symposium (EDAPS), pp 1, 4, 12–14 Dec 2011Google Scholar
  26. 26.
    Kim K, Pak JS, Kim H, Lee H, Kim J (2012) Effects of on-chip decoupling capacitors and silicon substrate on power distribution networks in TSV-based 3D-ICs. In: IEEE 62nd electronic components and technology conference (ECTC), pp 690, 697, 29 May–1 June 2012Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2014

Authors and Affiliations

  1. 1.Department of Electrical EngineeringKAISTDaejeonRepublic of Korea
  2. 2.System LSISamsung Electronics Co., Ltd.HwaseongRepublic of Korea

Personalised recommendations