Macro Modeling Approach for Semi-digital Smart Integrated Circuits

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 301)


This work presents a macro modeling approach for semi-digital smart integrated circuits. The proposed macro model models the behavior of the key circuit block used for semi-digital smart integrated circuits which is the time-to-voltage converter. Furthermore, the macro model can accurately analyze the non-idealities and error sources which can be used as the guideline for design optimization and calibration scheme implantation of semi-digital smart integrated circuits.


Macro modeling Semi-digital design Smart integrated circuits 


  1. 1.
    Si W et al (2008) A single-chip CMOS Bluetooth v2.1 radio SoC. IEEE J Solid State Circ 43:2896–2904Google Scholar
  2. 2.
    Teo T et al (2010) A 700uW wireless sensor node SoC for continuous real-time health monitoring. IEEE J Solid State Circ 45:2292–2299Google Scholar
  3. 3.
    Su Y et al (2012) A 52 mW full HD 160 degree object view point recognition SoC with visual vocabulary processor for wearable vision applications. IEEE J Solid State Circ 47:797–809CrossRefGoogle Scholar
  4. 4.
    Fiorenza J, Speke T, Holloway C, Lee H (2006) Comparator based switched-capacitor circuits for scaled CMOS technologies. IEEE J Solid State Circ 41:2658–2668CrossRefGoogle Scholar
  5. 5.
    Brooks L, Lee H (2007) A zero crossing based 8-bit 200 MS/s pipeline ADC. IEEE J Solid State Circ 42:2677–2687CrossRefGoogle Scholar
  6. 6.
    Speke T, Holloway P, Sodini C, Lee H (2009) Noise analysis for comparator based circuits. IEEE Trans Circuits Syst I 56:541–553CrossRefGoogle Scholar
  7. 7.
    Wulff C, Ytterdal T (2009) CBSC pipeline ADC with comparator preset and comparator delay compensation. IEEE NORCHIP 2009:1–4Google Scholar
  8. 8.
    Zhang G, Lee K (2012) SAR ADC using single-capacitor pulse width to analog converter based DAC. In: IEEE international symposium on circuits systems, pp 2365–2368Google Scholar
  9. 9.
    Hoseini Z, Lee K (2013) An 8-bit 500kS/s semi-digital cyclic ADC with time mode residue voltage generation. In: IEEE Midwest symposium on circuits and system, pp 832–835Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2014

Authors and Affiliations

  1. 1.Department of Electrical and Computer EngineeringThe University of AkronAkronUSA
  2. 2.Department of Computer EngineeringSun Moon UniversityAsan-siSouth Korea

Personalised recommendations