Abstract
SOI technology with trench isolation has increased packing density of bipolar integrated circuits and improved their performance through a significant reduction in parasitic capacitance. A further improvement in performance could be obtained if the collector series resistance was reduced. This paper examines the technology for the incorporation of a metal silicide layer between the silicon layer and the buried oxide. These silicon on silicide on insulator (S2OI) layers are characterised using MOS and p-n junction test structures and shown to be of device quality. Examples are presented from the literature of possible applications for S2OI substrates. A post bond polish stop process suitable for producing nanometre thick S2OI layers for research device structures is outlined. Finally, a new process for producing complementary bipolar circuits using S2OI substrates is proposed.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Goody, S.B. and Saul, P.H. (1995) A Fully Oxide-Isolated Bipolar Transistor Integrated Circuit Process, Electrochem Soc. 95-1, 571–572.
Murarka, S.P., Silicides for VLSI Applications, Academic Press, New York 1983.
Goh, W.L., Campbell, D.L., Armstrong, B.M. and Gamble, H.S. (1994) Buried Metallic layers with Silicon Director Bonding, 2nd Int. Seminar on Power Semiconductors 94, Prague, 7–14.
Wilson, R., Quinn, C., McDonnell, B., Blackstone, S. and Yallop, K., Bonded and Trenched SOI with Buried Silicide Layers, Electrochem. Soc. Proc, 95-7, 535.
Nayar, V., Russell, J., Carline, R.T., Pidduck, A.J., Quinn, C., Nevin, A. and Blackstone, S. (1998) Optical properties of bonded silicon silicide on insulator (S2OI): A new substrate for electronic and optical devices, Thin Solid Films, 313–314, No. 1–2, 276–280, Proceedings of the 1997 2 nd International Conference on Spectroscopic Ellipsometry, Charleston, SC., USA, May 12–15.
Goh, W.L., Montgomery, J.H., Raza, S.H., Armstrong, B.M. and Gamble, H.S. (1997) Electrical Characterization of Dielectrically Isolated Silicon Substrates Containing Buried Metallic Layers, IEEE Electron Device Letters, 18, 232–234.
Goh, W.L., Raza, S.H., Montgomery, J.H., Armstrong, B.M. and Gamble, H.S., The Manufacture and Performance of Diodes Made in Silicon on Metal on Insulator (SMI) Substrates.
Goody, S.B., Osborne, P.H., Quinn, C. and Blackstone, S. (1998) High Speed Bipolar on Bonded Buried Silicide SOI (S2OI) ESSDERC’ 98.
Goh, W.L., Campbell, D.L., Armstrong, B.M. and Gamble, H.S. (1995) Buried Metallic Layers with Silicon Direct Bonding, Electrochem. Soc., 95-7, 1995, 533.
Bruel, M., Aspar, B., Maleville, C., Moriceau, H., Auberton-Hervé, A.J. and Barge, T. (1997) Unibond SOI Wafers Achieved by Smart-Cut Process, in Silicon-on-Insulator Technology and Devices VIII, Electrochem. Soc., 3–9.
Godbey, D.J., Twigg, M.E., Hughes, H.L., Palkuti, L.J., Leonov, P. and Wang, J.J., (1990) Fabrication of Bond and Etch Back Silicon on Insulator Using a Strained Si0.7Ge0.3 Layer as an Etch Stop, J. Electrochem. Soc., 137, 3219–3229.
Yonehara, T., (1997), Canon Inc Workshop on applications of, and developments in SOI technologies.
Murnola, P.B. and Gardopie, G.J., (1995), Recent Advances in Thinning of Bonded SOI Wafers by Plasma Assisted Chemical Etching, Electrochem. Soc., Reno, Nevada, 95-1, 568.
Gay, D.L., Tweedie, M., Armstrong, B.M. and Gamble, H.S. (1997), Polish-Stop Formation for Sub-Micron SOI, 192nd Meeting of the Electrochemical Society, Paris, 97-2, 2443–2444.
Gay, D.L., Baine, P.T., Gamble, H.S., Armstrong, B.M. and Mitchell, S.J.N. (1998), Thin SOI Using Polish Stop Technology, 40th Electronics Materials Conference, Charlottesville, Virginia.
Baine, P.T., Gay, D.L., Armstrong, B.M. and Gamble, H.S. (1998), The Realisation of Silicon on Insulator Utilising Trench Before Bond and Polish Stop Technology, J. Electrochem. Soc. May 1998.
Carline, R.T., Hope, D.A.O., Nayar, V., Robbins, D.J. and Stanaway, M.B. (1997), A Vertical Cavity Longwave Infrared SiGe/Si Photodetector Using a Buried Silicide Mirror, IEDM 97, 891–894.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Gamble, H.S. (2000). Polish Stop Technology for Silicon on Silicide on Insulator Structures. In: Hemment, P.L.F., Lysenko, V.S., Nazarov, A.N. (eds) Perspectives, Science and Technologies for Novel Silicon on Insulator Devices. NATO Science Series, vol 73. Springer, Dordrecht. https://doi.org/10.1007/978-94-011-4261-8_2
Download citation
DOI: https://doi.org/10.1007/978-94-011-4261-8_2
Publisher Name: Springer, Dordrecht
Print ISBN: 978-0-7923-6117-6
Online ISBN: 978-94-011-4261-8
eBook Packages: Springer Book Archive