Skip to main content

Part of the book series: NATO ASI Series ((NSSE,volume 249))

Abstract

This paper reviews general implementation and modeling aspects of digital simulations of descriptions that make use of hardware description languages (HDLs).

First, it brieftly introduces the components of a simulator supporting HDLs and discusses the elaboration of the simulator and the simulation cycle. Related aspects such as interpreted versus compiled simulations are also mentioned.

Then, the paper discusses modeling for systhesis versus modeling for simulation, and presents modeling concepts available in varius HDLs (VHDL, Verilog HDL, UDL/I).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. Verilog Language Reference Manual, Open Verilog International, 1992

    Google Scholar 

  2. PLI Reference Manual, Open Verilog International, 1992

    Google Scholar 

  3. SDF Reference Manual, Open Verilog International, 1992

    Google Scholar 

  4. IEEE, VHDL Language Manual, IEEE, December 1987.

    Google Scholar 

  5. UDLI 2.0 Language Reference Manual, UDL/I Committee, JEIDA, January 1993

    Google Scholar 

  6. J. Vanhoof, et. all, High-Level Synthesis for Real-Time Digital Signal Processing Kluwer Academic Publishers, 1993

    MATH  Google Scholar 

  7. D.R. Coelho, The VHDL Handbook, Kluwer Academic Publishers, 1989

    Book  Google Scholar 

  8. A.G. Stanculescu, A.S. Tsay A 46-State Value-System from Vantage Analysis Systems, Inc., VDEG, February 89.

    Google Scholar 

  9. A.G. Stanculescu, A.S. Tsay, A.N.D. Zamfirescu, D.L. Perry Switch-Level VHDL Descriptions, ICCAD89.

    Google Scholar 

  10. R. Harr, A.G. Stanculescu Applications of VHDL to Circuit Design, Kluwer Academic Publishers, 1990.

    Google Scholar 

  11. A.G. Stanculescu UDL/I -Verilog HDL Interoperability, OVI User’s Group Meeting, Santa Clara, CA march 1992.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Stanculescu, A. (1993). HDL-Driven Digital Simulation. In: Mermet, J.P. (eds) Fundamentals and Standards in Hardware Description Languages. NATO ASI Series, vol 249. Springer, Dordrecht. https://doi.org/10.1007/978-94-011-1914-6_8

Download citation

  • DOI: https://doi.org/10.1007/978-94-011-1914-6_8

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-4846-0

  • Online ISBN: 978-94-011-1914-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics