SOI For Harsh Environment Applications in the USA

  • Cynthia A. Colinge
Part of the NATO Science Series book series (NAII, volume 58)


SOI Technology has received much attention since the announcement of an SOI line of microprocessor products by IBM in 1998. Semiconductor manufacturers such as Motorola have followed IBM’s lead and have announced SOI products [1], while other major US semiconductor vendors such as AMD are currently developing SOI products. Most of these companies develop SOI products for low-power, low-voltage applications, however, a small number of vendors have specialized in the field of harsh-environment electronics, which will be the topic of this paper.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    http://www.soisolutions.comGoogle Scholar
  2. 2. Scholar
  3. 3. Scholar
  4. 4. Scholar
  5. 5.
    K. Sakaguchi and T. Yonehara, “SOI wafers based on epitaxial technology”, Solid-State Technology, pp. 88–92, June 2000Google Scholar
  6. 6. Scholar
  7. 7. Scholar
  8. 8. PIT19990618S0050Google Scholar
  9. 9. Scholar
  10. 10.,4586,2336967,00.htmlGoogle Scholar
  11. 11. &dr2=on&dr2day=26&i=SOIbop=AND&ty2=all&relrange=0&dr2year=2000&dType=range&r ange=between&drlmonth=l&drl=on&drlday=01&dr2month=5&url=http%3A%2F%2Fwww% 2Esemibiznews%2Ecom%2Fstory%2FOEG20000411S0053&title=HP+unveils+64%2Dbit+RIS C+processor+made+with+copper%2C+SOI+technologiesGoogle Scholar
  12. 12.,4586,2594500,00.htmlGoogle Scholar
  13. 13. Scholar
  14. 14. Scholar
  15. 15. Scholar
  16. 16. Scholar
  17. 17. Scholar
  18. 18.
    C.K. Chen et al., “SLOTFET fabrication of self-aligned sub-100-nm fully depleted SOI CMOS”, Proceedings of the IEEE International SOI Conference, p. 82, 2000Google Scholar
  19. 19.
    A.J. Auberton-Hervé et al., “High-temperature applications of SIMOX trechnology”, Japanese Solid State Technology, pp. 12–17, Dec. 1993 (In Japanese)Google Scholar
  20. 20.
    J.P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 2nd Edition”, Kluwer Academic Publishers, pp. 23–236, 1977Google Scholar
  21. 21. Scholar
  22. 22. Scholar
  23. 23.
    B. Gentinne, J.P. Eggermont and J.P. Colinge, “Performances of SOI CMOS OTA combining ZTC and gain-boosting techniques”, Electronics Letters 32-24, 2092–2093, 1995CrossRefGoogle Scholar
  24. 24.
    B. Gentinne, J.P. Eggermont, D. Flandre, J.P. Colinge, “Fully depleted SOI-CMOS technology for high temperature IC applications”, Materials Science and Engineering B46, 1–7, 1997Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2002

Authors and Affiliations

  • Cynthia A. Colinge
    • 1
  1. 1.Dept. of Electrical and Electronic EngineeringCalifornia State UniversitySacramentoUSA

Personalised recommendations