Skip to main content

Part of the book series: International Series on Microprocessor-Based Systems Engineering ((ISCA,volume 3))

  • 226 Accesses

Abstract

Very Large Scale Integration (VLSI) technology currently allows construction of integrated circuits with many thousands of gates operating at clock rates in the order of 100MHz. As VLSI components keep growing in complexity and performance, there is a natural trend away from assembling systems in a piece-meal fashion. Therefore, the microprocessor system designer has to consider more than just the processing element when choosing a microprocessor. He must also look at the processor, its peripheral chips, and other interfacing elements as they are affected by VLSI technology.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

Cited References

  1. S.W. White, N.R. Strader, and V.T. Rhyne, “A VLSI-Based I/O Formatting Device,” IEEE Transactions on Computers, Vol. C-33, No. 2, pp. 140–149, February 1984.

    Article  Google Scholar 

  2. N. Mokhoff, “Four Targets of VLSI,” IEEE Spectrum, pp. 34–36, June 1980.

    Google Scholar 

  3. R.H. Cushman, “TTL Enhancements and Extensions,” EDN, p.99, November 24, 1982.

    Google Scholar 

  4. J. Lohstroh, “Devices and Circuits for Bipolar (V)LSI,” Proceedings of the IEEE, Vol. 69, No. 7, p. 812, July 1981.

    Article  Google Scholar 

  5. D. Prestholdt and R. Stiller, “CML Masterslice Family Provides Sub-nanosecond VLSI,” Wescon/81- Electronics Show and Convention, pp.14/ 3.1–14/3.7, san Francisco, Sept. 15–17, 1981.

    Google Scholar 

  6. J.P. Hayes, “A Unified Switching Theory With Applications to VLSI Design,” Proceedings of the IEEE, Vol. 70, No. 10, pp. 1140–1131, October 1982.

    Article  Google Scholar 

  7. J. Hughes and M. Conrad, “Microfunctions Distribute VLSI Advantages,” Electronic Design, pp.81–88, December 20, 1980.

    Google Scholar 

  8. B.B. Lusignan, et al., “VLSI Based Distributed Control System Architecture for Digital Telecommunications,” Midcon/83, Chicago, Ill., September 1983.

    Google Scholar 

  9. S. Cooper, “MULTIBUS ® Continues to Evolve to Meet the Challenges of the VLSI Revolution,” NCC’ 83-National Computer Conference, pp. 497–501, Anaheim, CA, May 16–19, 1983.

    Google Scholar 

  10. D.B. Bennett, “The V BUSTM Family: Candidate for Common Use With VLSI Technology,” IEEE/AIAA, 5th Digital Avionics Systems Conference, Seattle, WA, Oct. 31- Nov. 3, 1983.

    Google Scholar 

  11. D. Laffitte, “New Generation 16-Bit μPs-Fast and Function-Oriented,” Electronic Design, pp.111–117, February 9, 1981.

    Google Scholar 

  12. A. Weissberger, “Bit Oriented Data Link Controls-Part II,” Computer Design, p. 142, April 5, 1983.

    Google Scholar 

  13. H.J. Hindin, “VLSI Memory Access Controllers Support 23-Bit Processors,” p.32, Computer Design, September 1984.

    Google Scholar 

  14. J. H. Smith, “VLSI Disk-Controller Chip Simplifies Winchester Interface,” EDN, p.291, November 10, 1983.

    Google Scholar 

General References

  • L.V. Kaplan, “Flexible Single Chip Solution Paves Way for Low Cost DSP,” Northcon/83-Electronics Show and Convention, pp.18/3.1–18/3.18, Portland, OR, May 10–12, 1983.

    Google Scholar 

  • L. Johnsson, “VLSI Architecture and Design,” National Communication Forum, NCF/80, Chicago, Ill., Oct. 27–29, 1980.

    Google Scholar 

  • J. Vittera, “VLSI Approach to Local Area Network Controllers,” EZectro/82-Electronics Show and Convention, pp.11/2.1–11/2.5, Boston, MA, May 25–27, 1982.

    Google Scholar 

  • H. L. Logan, Jr. and H.O.Wright, “A Flexible CommunicationsControl’ler Through VLSI,” Wescon/82-Electronics Show and Convention, Anaheim,CA, Sept. 14–16, 1982.

    Google Scholar 

  • V. Coleman, et al., “The Implementation of Ethernet/IEEE 802.3 in VLSI,” Mini/Micro West’83-Computer Conference and Exhibition,pp.111.11/1.18, San Francisco, CA, November 8–11, 1983.

    Google Scholar 

  • T.W. Williams and K.P. Parker, “Design for Testability— A Survey,” Proc. IEEE, Vol. 71, No. 1, pp. 98–112, January 1983.

    Article  Google Scholar 

  • B. Dahlberg and C. Gopen, “VLSI Solutions for Tiered Office Networks;” Mini/Micro Northeast-1984 Computer Conference and Exhibition, pp.12/ 3.1–12/3.6, May 15–17, 1984.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1985 D. Reidel Publishing Company, Dordrecht, Holland

About this chapter

Cite this chapter

Georgopoulos, C.J. (1985). VLSI Technology Impact on μP Interfaces. In: Interface Fundamentals in Microprocessor-Controlled Systems. International Series on Microprocessor-Based Systems Engineering, vol 3. Springer, Dordrecht. https://doi.org/10.1007/978-94-009-5470-0_18

Download citation

  • DOI: https://doi.org/10.1007/978-94-009-5470-0_18

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-8915-9

  • Online ISBN: 978-94-009-5470-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics