Co-Design of DSP Systems

  • H. De Man
  • I. Bolsens
  • B. Lin
  • K. Van Rompaey
  • S. Vercauteren
  • D. Verkest
Part of the NATO ASI Series book series (NSSE, volume 310)

Abstract

Digital signal processing (DSP) systems perform real-time transformations on time discrete digitised samples of analogue quantities with finite band-width and signal to noise ratio. These transformations can be specified in programming languages and executed on a programmable processor or directly on application specific hardware. The choice is determined by trade-offs between cost, performance, power and flexibility. Hence DSP is a candidate par excellence for hardware-software co-design.

Keywords

Digital Signal Processing Device Driver Programmable Processor Digital Signal Processing System Digital Signal Processing Application 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    F. Balasa, F. Catthoor, and H. De Man. Data-flow driven memory allocation for multi-dimensional signal processing systems. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 94, pages 31–34. San José, CA, November 1994.Google Scholar
  2. 2.
    I. Bolsens, K. Van Rompaey, and H. De Man. User requirements for designing complex systems on silicon. In J. Rabaey, P. Chau, and J. Eldon, editors, VLSI Signal Processing, VII, pages 63–72. IEEE Press, New York, NY, October 1994.Google Scholar
  3. 3.
    G. Boriello. A new interface specification methodology and its application to transducer synthesis. PhD thesis, U. C. Berkeley, 1988.Google Scholar
  4. 4.
    J. Buck et al. The token flow model. In Proceedings of the Data Flow Workshop. Hamilton Island, Australia, May 1992.Google Scholar
  5. 5.
    J. T. Buck et al. PTOLEMY: A framework for simulating and prototyping heterogeneous systems. International Journal on Computer Simulation, January 1994.Google Scholar
  6. 6.
    F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man. Global communication and memory optimizing transformations for low power signal processing systems. In J. Rabaey, P. Chau, and J. Eldon, editors, VLSI Signal Processing, VII, pages 178–188. IEEE Press, New York, NY, 1994.Google Scholar
  7. 7.
    M. Chiodo et al. Hardware-software codesign of embedded systems. IEEE Micro, 14(4), August 1994.Google Scholar
  8. 8.
    P. Chou et al. Synthesis of the hardware/software interface in microcontroller-based systems. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 925, pages 488–495, November 1992.Google Scholar
  9. 9.
    P. Chou et al. Software scheduling in the co-synthesis of reactive real-time systems. In Proceedings of the 31st Design Automation Conference, June 1994.Google Scholar
  10. 10.
    M. Cornero, F. Thoen, G. Goossens, and H. De Man. Software synthesis for realtime information processing systems. In P. Marwedel and G. Goossens, editors, Code Generation for Embedded Processors, pages 260–296. Kluwer Academic Publishers, Boston, 1995.Google Scholar
  11. 11.
    M. Engels et al. Design of a processing board for a programmable multi-VSP system. Journal of VLSI Signal Processing, 5:171–184, 1993.CrossRefGoogle Scholar
  12. 12.
    A. Fauth, J. Van Praet, and M. Freericks. Describing instruction set processors using nML. In Proceedings of the European Design and Test Conference, ED&TC 1995, pages 503–507. Paris, France, March 1995.Google Scholar
  13. 13.
    D. Gajski et al. Specification and Design of Embedded Systems. Prentice-Hall, 1994.MATHGoogle Scholar
  14. 14.
    G. Goossens, I. Bolsens, B. Lin, and F. Catthoor. Design of heterogeneous ICs for mobile and personal communication systems. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 94, pages 524–531. San José, CA, November 1994.Google Scholar
  15. 15.
    D. M. Grant et al. Optimization of address generator hardware. In Proceedings of the European Design and Test Conference, ED&TC 1994, pages 325–329. Paris, France, February 1994.Google Scholar
  16. 16.
    D. Harel. A visual formalism for complex systems. Science of Computer Programming, (8):231–274, 1987.MathSciNetMATHCrossRefGoogle Scholar
  17. 17.
    P. N. Hilfinger, J. Rabaey, D. Genin, C. Scheers, and H. De Man. DSP specification using the SILAGE language. In Proceedings International Conference on Acoustics, Speech and Signal Processing, pages 1057–1060. Albuquerque, NM, April 1990.Google Scholar
  18. 18.
    C. A. R. Hoare. Communicating sequential processes. Communications of the ACM, pages 666–677, August 1978.Google Scholar
  19. 19.
    A. Kalavade and E. A. Lee. A hardware-software codesign methodology for DSP applications. IEEE Design & Test of Computers, pages 16–28, September 1993.Google Scholar
  20. 20.
    D. Lanneer, J. Van Praet, K. Schoofs, W. Geurts, A. Kifli, F. Thoen, and G. Goossens. CHESS, retargetable code generation for embedded processors. In P. Marwedel and G. Goossens, editors, Code Generation for Embedded Processors. Kluwer Academic Publishers, Boston, 1995.Google Scholar
  21. 21.
    R. Lauwereins et al. GRAPE-II: A system level prototyping environment for DSP applications. IEEE Computer, pages 35–43, February 1995.Google Scholar
  22. 22.
    E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, January 1987.Google Scholar
  23. 23.
    E. A. Lee and D. G. Messerschmitt. Synchronous data flow. IEEE Proceedings, September 1987.Google Scholar
  24. 24.
    B. Lin and S. Vercauteren. Synthesis of concurrent system interface modules with automatic protocol conversion generation. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 94, pages 101–108. San José, CA, November 1994.Google Scholar
  25. 25.
    P. Lippens, J. van Meerbergen, and W. Verhaegh. Allocation of multiport memories for hierarchical data streams. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 93, pages 728–735. Santa Clara, CA, November 1993.Google Scholar
  26. 26.
    M. Miranda, F. Catthoor, and H. De Man. Address equation multiplexing for real¬time signal processing applications. In J. Rabaey, P. Chau, and J. Eldon, editors, VLSI Signal Processing VII, pages 188–197. IEEE Press, New York, NY, 1994.Google Scholar
  27. 27.
    S. Narayan, F. Vahid, and D. D. Gajski. System specification with the SpecCharts language. IEEE Design & Test of Computers, pages 6–13, December 1992.Google Scholar
  28. 28.
    S. Note et al. Paradigm-RP: A system for rapid prototyping of real-time DSP applications. DSP Applications, 3(1):17–23, January 1994.Google Scholar
  29. 29.
    S. Note, W. Geurts, F. Catthoor, and H. De Man. Cathedral III: Architecture driven high-level synthesis for high throughput DSP applications. In Proceedings of the 28th ACM/IEEE Design Automation Conference, DAC 91, pages 597–602. San Francisco, CA, June 1991.Google Scholar
  30. 30.
    K. O’Brien, T. Ben Ismail, and A. A. Jerraya. A flexible communication modelling paradigm for system-level synthesis. In Proceedings of International Workshop on Hardware-Software Co-Design. Cambridge, Massachusetts, October 1993.Google Scholar
  31. 31.
    P. Paulin et al. DSP design tool requirements for embedded systems: A telecommunications industrial perspective. Journal of VLSI Signal Processing, 9:23–47, January 1995.CrossRefGoogle Scholar
  32. 32.
    L. Philips, I. Bolsens, and H. De Man. A programmable CDMA IF transceiver ASIC for wireless communications. In Proceedings of the Custom Integrated Circuits Conference, CICC 95. Santa Clara, CA, 1–4 May 1995.Google Scholar
  33. 33.
    J. Rabaey, C. Chu, P. Hoang, and M. Potkonjak. Fast prototyping of datapath- intensive architectures. IEEE Design & Test of Computers, 8(6):40–51, June 1991.CrossRefGoogle Scholar
  34. 34.
    M. S. Rafie et al. Rapid design and prototyping of a direct sequence spread-spectrum ASIC over a wireless link. DSP & Multimedia Technology, 3(6):6–12, June 1994.Google Scholar
  35. 35.
    B. Sklar. Digital Communications: Fundamentals and Applications. Prentice-Hall, 1988.MATHGoogle Scholar
  36. 36.
    M. Strik et al. Efficient code generation for in-house DSP-cores. In Proceedings of the European Design and Test Conference, ED&TC 1995, pages 244–249. Paris, France, March 1995.Google Scholar
  37. 37.
    J. S. Sun et al. Design of system level interfaces. In Proceedings of the IEEE International Conference on Computer-Aided Design, ICCAD 92, pages 478–481, November 1992.Google Scholar
  38. 38.
    UNIX System Laboratories, Inc. USL C++ Language System Release 3.0 Library Manual, 1992.Google Scholar
  39. 39.
    M. Van Canneyt. Specification, and implementation of a GSM speech codec with DSP station. DSP & Multimedia Technology, 3(5):6–15, May 1994.Google Scholar
  40. 40.
    J. van Meerbergen et al. PHIDEO: High-level synthesis of high throughput applications. Journal of VLSI Signal Processing, 9(l-2):89–104, January 1995.MATHCrossRefGoogle Scholar
  41. 41.
    A. van Someren and C. Atack. The ARM RISC Chip, A programmer’s Guide. Addison-Wesley Publishing Company, 1994. ISBN 0 201 40695 0.Google Scholar
  42. 42.
    M. van Swaaij, F. Franssen, F. Catthoor, and H. De Man. Automating high-level control flow transformations for DSP memory management. In K. Yao, R. Jain, and W. Przytula, editors, VLSI Signal Processing, V, pages 397–406. IEEE Press, New York, NY, 1992.CrossRefGoogle Scholar
  43. 43.
    J. Vanhoof et al. High-Level Synthesis for Real-Time Digital Signal Processing. Kluwer Academic Publishers, Boston, 1993. ISBN 0 7923 9313 9.MATHGoogle Scholar
  44. 44.
    E. Verhulst. Meeting the parallel DSP challenge with the real-time Virtuoso programming system. DSP Applications, 3(1):41–50, January 1994.MathSciNetGoogle Scholar
  45. 45.
    P. Willekens et al. Algorithm specification in DSP station using data flow language. DSP Applications, 3(1):8–16, January 1994.Google Scholar

Copyright information

© Kluwer Academic Publishers 1996

Authors and Affiliations

  • H. De Man
    • 1
  • I. Bolsens
    • 2
  • B. Lin
    • 2
  • K. Van Rompaey
    • 2
  • S. Vercauteren
    • 2
  • D. Verkest
    • 2
  1. 1.Katholieke Universiteit LeuvenBelgium
  2. 2.IMECLeuvenBelgium

Personalised recommendations