Advertisement

An Intra Prediction Hardware Architecture with Low Computational Complexity for HEVC Decoder

  • Hongkyun Jung
  • Kwangki Ryoo
Chapter
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 235)

Abstract

In this paper, hardware architecture with shared operation unit, common operation unit and fast smoothing decision algorithm is proposed to reduce computational complexity of intra prediction in HEVC decoder. The shared operation unit shares adders computing common operations in smoothing equations to remove the computational redundancy and pre-computes the mean value of reference pixels for removing an idle cycle in DC mode. The common operation unit uses one operation unit to generate predicted pixels and filters predicted pixels in all prediction modes to reduce the number of operation units for each mode. The decision algorithm uses only bit-comparators instead of arithmetic operators. The architecture is synthesized using TSMC 0.13um CMOS technology. The gate count and the maximum operating frequency of the architecture are 40.5 k and 164 MHz, respectively. The number of processing cycles of the architecture for one 4 × 4 PU is one cycle and about 93.7 % less than the previous one.

Keywords

HEVC Video coding Intra prediction Shared operation unit Common operation unit Fast smoothing decision algorithm 

Notes

Acknowledgments

This research was financially supported by the Ministry of Education, Science Technology (MEST) and National Research Foundation of Korea (NRF) through the Human Resource Training Project for Regional Innovation. This work was sponsored by ETRI SW-SoC R&BD Center, Human Resource Development Project.

References

  1. 1.
    Sullivan GJ, Ohm JR, Han WJ, Wiegand T (2012) Overview of the high efficiency video coding (HEVC) standard. IEEE Trans Circ Syst Video Tech 22(12):1649–1668CrossRefGoogle Scholar
  2. 2.
    Lainema J, Bossen F, Han WJ, Min J, Ugur K (2012) Intra coding of the HEVC standard. IEEE Trans Circ Syst Video Tech 22(12):1792–1801CrossRefGoogle Scholar
  3. 3.
    Richardson IE (2010) The H.264 advanced video compression standard, 2nd edn. Wiley, West SussexGoogle Scholar
  4. 4.
    Li F, Shi G, Wu F (2011) An efficient VLSI architecture for 4 × 4 intra prediction in the High Efficiency Video Coding (HEVC) standard. In: 18th IEEE international conference on image processing. IEEE Press, Brussels, pp 373–376Google Scholar
  5. 5.
    Bross B, Han WJ, Sullivan GJ, Ohm JR, Wiegand T (2010) Working draft 1 of high efficiency video coding. JCTVC-C403, JCT-VC documentGoogle Scholar
  6. 6.
    Bross B, Han WJ, Sullivan GJ, Ohm JR, Wiegand T (2012) High efficiency video coding (HEVC) text specification draft 6. JCTVC-H1003, JCT-VC documentGoogle Scholar
  7. 7.
    He X, Zhou D, Zhou J, Goto S (2010) High profile intra prediction architecture for UHD H.264 decoder. IPSJ Trans Syst LSI Design Method 3:303–313Google Scholar
  8. 8.
    Nadeem M, Wong S, Kuzmanov G (2011) An efficient hardware design for intra-prediction in H.264/AVC decoder. In: Saudi international electronics, communications and photonics conference 2011, IEEE Press, Riyadh, pp 1–6Google Scholar
  9. 9.

Copyright information

© Springer Science+Business Media Dordrecht 2013

Authors and Affiliations

  1. 1.Graduate School of Information and CommunicationHanbat National UniversityYuseong-guSouth Korea

Personalised recommendations