Multi-Objective-Based Approach to Optimize the Analog Electrical Behavior of GSDG MOSFET: Application to Nanoscale Circuit Design

  • Toufik Bendib
  • Fayçal Djeffal
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 229)


In this chapter, the small signal parameters behavior of Gate Stack Double Gate (GSDG) MOSFET are studied and optimized using multi-objective genetic algorithms (MOGAs) for nanoscale CMOS analog circuits’ applications. The transconductance and the OFF-current are the small signal parameters which have been determined by the analytical explicit expressions in saturation and subthreshold regions. According to the analytical models, the objectives functions, which are the pre-requisite of genetic algorithms, are formulated to search the optimal small signal parameters in order to obtain the best electrical and dimensional transistor parameters to obtain and explore the better transistor performances for analog CMOS-based circuit applications. Thus, the encouraging obtained results may be of interest to practical applications. The optimized design is incorporated into circuit simulator to study and show the impact of our approach on the nanoscale CMOS-based circuits design. In this context, we proposed to study the electrical behavior of a ring oscillator circuit. In this study a great improvement of the oscillation frequency has been recorded in our case. The main advantages of the proposed approach are its simplicity of implementation and provide to designer optimal solutions that suites best analog application.


Analog application CMOS Double gate Gate stack Genetic algorithm MOGA Small signal Submicron 


  1. 1.
    Östling M, Malm BG, von Hartman M, Hallstedt J, Zhang Z, Hellstrom P, Zhang S (2007) Challenges for 10 nm MOSFET process integration. J Telecommun Inf Technol 2:25–32Google Scholar
  2. 2.
    The International Technology Roadmap for Semiconductors, 2007.
  3. 3.
    Ghoggali Z, Djeffal F, Lakhdar N (2010) Analytical analysis of nanoscale double-gate MOSFETs including the hot-carrier degradation effects. Int J Electron 97(2):119–127Google Scholar
  4. 4.
    ITRS 2007. International Technology Roadmap for semiconductors. \(<\) \(>\)
  5. 5.
    Djeffal F, Ghoggali Z, Dibi Z, Lakhdar N (2009) Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges. Microelectron Reliab 49:377–381CrossRefGoogle Scholar
  6. 6.
    Bendib T, Djeffal F (2011) Electrical performance optimization of nanoscale double-gate MOSFETs using multiobjective genetic algorithms. IEEE Trans Electron Dev 58:3743–3750CrossRefGoogle Scholar
  7. 7.
    Reddy GV, Kumar MJ (2005) A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two dimensional analytical modeling and simulation. IEEE Trans Nanotechnol 4:260–268CrossRefGoogle Scholar
  8. 8.
    Djeffal F, Abdi MA, Dibi Z, Chahdi M, Benhaya A (2008) A neural approach to study the scaling capability of the undoped double-gate and cylindrical gate all around MOSFETs. Mater Sci Eng B 147:239–244CrossRefGoogle Scholar
  9. 9.
    Marseguerra M, Zio E, Cipollone M (2003) Designing optimal degradation tests via multi-objective genetic algorithms. Reliab Eng Syst Saf 79:87–94CrossRefGoogle Scholar
  10. 10.
    Affi Z, EL-Kribi B, Romdhane L (2007) Advanced mechatronic design using a multi-objective genetic algorithm optimization of a motor-driven four-bar system. Mechatronics 17:489–500CrossRefGoogle Scholar
  11. 11.
    Chang P-C, Hsieh J-C, Wang” C-Y (2007) Adaptive multi-objective genetic algorithms for scheduling to drilling operation of printed circuit board industry. Appl Soft Comput 7:800–806CrossRefGoogle Scholar
  12. 12.
    Murata T, Ishibuchi H, Tanaka H (1996) Multi-objective genetic algorithm and its application to flowshop scheduling. Comput Ind Eng 30:957–968CrossRefGoogle Scholar
  13. 13.
    Djeffal F, Bendib T (2011) Multi-objective genetic algorithms based approach to optimize the electricalperformances of the gatestackdoublegate (GSDG) MOSFET. Microelectron J 42:661–666Google Scholar
  14. 14.
    Bendib T, Djeffal F, Bentrcia T, Arar D, Lakhdar N (2012) Multi-objective genetic algorithms based approach to optimize the small signal parameters of gate stack double gate MOSFET. Lecture notes in engineering and computer science: proceedings of the world congress on engineering 2012, WCE 2012, 4–6 July, London, UK, pp 968–970Google Scholar
  15. 15.
    Taur Y, Liang X, Wang W, Lu H (2004) A continuous, analytic drain-current model for DG MOSFETs. IEEE Electron Device Lett 25:107–109Google Scholar
  16. 16.
    Atlas User’s manual, SILVACO TCAD (2008)Google Scholar
  17. 17.
    Razavi B (1997) A 2-GHz 1.6-mW phase-locked loop. IEEE J Solid-State Circuits 32:730–735CrossRefGoogle Scholar
  18. 18.
    Sun L, Kwasniewski TA (2001) A 1.25-GHz 0.35-um monolithic CMOS PLL based on a multiphase ring oscillator. IEEE J Solid-State Circuits 36:910–916CrossRefGoogle Scholar
  19. 19.
    Baker RJ, Li HW, Boyce DE (2000) CMOS circuit design, layout and simulation. IEEE Press, New YorkGoogle Scholar
  20. 20.
    Lee TH (1998) The design of CMOS radiofrequency integrated circuits. Cambridge University Press, CambridgeGoogle Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2013

Authors and Affiliations

  1. 1.LEA, Department of ElectronicsUniversity of BatnaBatnaAlgeria

Personalised recommendations