An Efficient DRAM Converter for Non-Volatile Based Main Memory

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 215)

Abstract

The new memory technologies having the characteristic of non-volatile such as Phase-change RAM (PRAM), Ferroelectric RAM (FRAM), Magnetic RAM (MRAM) and Resistive RAM (RRAM) that can be replaced the DRAM as main memory have been emerged. Among these memories, PRAM is especially the most promising alternative for DRAM as main memory because of its high density and low power consumption. On the other hand, the slower latency by comparison with DRAM and endurance are caused to reduce performance. In order to exploit these degradations of performance, we propose a hybrid memory system consisting of PRAM and DRAM as a converter. The DRAM converter is comprised of an aggressive streaming buffer to assure better use of spatial locality and an adaptive filtering buffer for better use of temporal locality. Our architecture is designed to enhance the long latency as well as low endurance of PRAM. The proposed structure is implemented by a trace-driven simulator and experimented by using SPEC 2006 traces. Our experimental results indicate that it is able to achieve reducing access count by about 65 %, compared with only PRAM-based main memory system. According to this result, our proposed memory architecture can be used to substitute for the current DRAM main memory system.

Keywords

Non-volatile memory Phase-change RAM (PRAM) DRAM Main memory Converter Spatial locality Temporal locality 

References

  1. 1.
    Park YW, Lim SH, Lee C, Park KH (2008) PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash. In: SAC ‘08: Proceedings of the 2008 ACM symposium on applied computing, pp 1498–1503Google Scholar
  2. 2.
    Freitas RF, Wilcke WW (2008) Storage class memory: the next storage system technology. IBM J Res Dev 52(4.5):439–447Google Scholar
  3. 3.
  4. 4.
    Jung KS, Park JW, Weems CC, Kim SD (2011) A superblock based memory adapter using decoupled dual buffers for hiding the access latency of nonvolatile memory. In: Proceedings of the world congress on engineering and computer scienceGoogle Scholar
  5. 5.
    Colmenar JM, Risco Martin JL, Lanchares J (2011) An overview of computer architecture and system simulation. SCS M&S Mag 2(02):74–81Google Scholar
  6. 6.
    Gem5 simulator system http://www.gem5.org/
  7. 7.
  8. 8.
    Qureshi MK, Srinivassan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th annual international symposium on computer architectureGoogle Scholar
  9. 9.
    Seok HC, Park YW, Park KH (2011) Migration based page caching algorithm for a hybrid main memory of DRAM and PRAM. In: Proceedings of SAC, pp 595–599Google Scholar

Copyright information

© Springer Science+Business Media Dordrecht 2013

Authors and Affiliations

  1. 1.Department of Computer ScienceYonsei UniversitySeoulSouth Korea
  2. 2.Department of Computer ScienceNamseoul UniversityCheonan-siSouth Korea

Personalised recommendations