An Effective Interfacing Adapter for PRAM Based Main Memory via Flexible Management DRAM Buffer
An interfacing adapter is required between cache layer and PRAM based main memory to cover the shortcomings of PRAM. Thus this research is to design a flexible DRAM buffer (FDB) structure, which can improves performance by prefetch candidate data into FDB to reduce the miss penalty, and extends PRAM lifetime by filtering a large portion of write back data upon eviction from last level cache. Our results show that FDB can effectively minimize the access latency to achieve similar performance to the case of DRAM main memory and reduce a certain degree of write count to PRAM, thus limited endurance can get some respite thereby, typically extend their life expectancy.
KeywordsMemory hierarchy PRAM Buffer management
- 1.Dhiman G, Ayoub R, Rosing T (2009) PDRAM: a hybrid PRAM and DRAM main memory system. Design automation conference—DAC, ACM, New York, pp 664–469Google Scholar
- 2.Henning JL (2006) SPEC CPU2006 Benchmark Descriptions. ACM SIGARCH Comput Archit News 34(4):1–17 Google Scholar
- 3.Jung K-S, Park J-W (2011) A superblock-based memory adapter using decoupled dual buffers for hiding the access latency of non-volatile memory. In: World congress on engineering and computer science pp 802–807, 19–21 Oct 2011Google Scholar
- 4.Lee BC, Ipek E, Mutlu O, Burger D (2009) Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Comput Archit News 37(3):2−13 Google Scholar
- 5.Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase memory technology. ACM SIGARCH Comput Archit News 37(3):24–33 Google Scholar