Novel Hybrid Silicon/CNT 4T SRAM Cell Design

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 164)

Abstract

With CMOS technology scaling down, static random access memories (SRAMs) consume more than 90 % of chip area and power consumption in modern microprocessor designs and system-on-chip applications. In order to achieve lower power consumption and less area for SRAMs, 4T SRAM structure can be used. However, the conventional silicon 4T SRAM suffers low static noise margin (SNM) and other stability issues compared with commonly used 6T SRAM. In order to improve the SNM and the robustness of 4T SRAM, in this paper we propose a novel hybrid silicon/carbon nanotube (CNT) 4T SRAM structure. The latch transistors in silicon 4T SRAM structure are replaced with carbon nanotube field effect transistors (CNFETs). The proposed design reduces 58 % cell area compared with silicon 6T SRAM and features improved performance and stability compared with silicon 4T SRAM. With the benefits of low OFF current and high ON current from CNFET devices, the proposed hybrid 4T SRAM has 8.3x faster reading speed, 2.5x faster writing speed, 34.5 % reduction for reading power and 24 % reduction for writing power compared with silicon 4T SRAM. The SNM of the proposed design is increased to 6x and 1.11x compared with silicon 4T and 6T SRAM respectively.

Keywords

SRAM Carbon nanotube CNFET Hybrid Circuit structure 

References

  1. 1.
    Matas, B., de Subercasaux, C.: Memory 1997 Complete Coverage of DRAM, SRAM, EPROM, and Flash Memory ICs. Integrated Circuit Engineering Corp, Scottsdale (1997)Google Scholar
  2. 2.
    Pavlov, A., Sachdev, M.: CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test. Springer, New York (2008)Google Scholar
  3. 3.
    ITRS Process integration, devices, and structures, http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_PIDS.pdf
  4. 4.
    Chuang, C.-T., Mukhopadhyay, S., Kim, J.-J., Kim, K., Rao, R.: High-performance SRAM in nanoscale CMOS: Design challenges and techniques. In: IEEE International Workshop on Memory Technology, Design and Testing, pp. 4–12 (2007)Google Scholar
  5. 5.
    Yamauchi, H.: A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(5), 763–774 (2010)Google Scholar
  6. 6.
    Lin, A., Wan, G., Deng, J., Wong, H.-S.P.: A Quick User Guide on Carbon Nanotube Field Effect Transistors (CNFET) HSPICE Model. Stanford University, Stanford (2008)Google Scholar
  7. 7.
    Deng, J., Wong, H.-S.P.: A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186–3194 (2007)CrossRefGoogle Scholar
  8. 8.
    Patil, N., Deng, J., Lin, A., Wong, H.-S.P., Mitra, S.: Design methods for misaligned and mispositioned carbon-nanotube immune circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27, 1725–1736 (2008)CrossRefGoogle Scholar
  9. 9.
    Javey, A., Guo, J., Wang, Q., Lundstrom, M., Dai, H.: Ballistic carbon nanotube field-effect transistors. Nature 424, 654–657 (2003)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media Dortdrecht 2012

Authors and Affiliations

  1. 1.Department of Electrical and Computer EngineeringIllinois Institute of TechnologyChicagoUSA

Personalised recommendations