Target NoC Platform

  • Umit Y. Ogras
  • Radu Marculescu
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 184)


This chapter provides an overview of the network-on-chip architecture and application models utilized in this book. We first describe the target NoC platform and list our basic assumptions. Then, we present the NoC architecture and application models employed throughout the book. Finally, we conclude this chapter by discussing the technology implications on networks-on-chip design.


  1. 1.
    Arvind AK et al (2005) RAMP: Research accelerator for multiple processors—A community vision for a shared experimental parallel HW/SW platform, RAMP Technical report.
  2. 2.
    Bjerregaard T, Sparso J (2005) A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: Proceedings of design, automation and test in Europe conference, March 2005Google Scholar
  3. 3.
    Bogdan P, Dumitras T, Marculescu R (2007) Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. Hindawi VLSI design, special issue on networks-on-chip, vol 2007, Hindawi Publishing CorporationGoogle Scholar
  4. 4.
    Bogdan P, Marculescu R (2010) Workload characterization and its impact on multicore platform design. In: Proceedings of the 8th IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis (CODES/ISSS), 2010Google Scholar
  5. 5.
    Chang C, Wawrzynek J, Brodersen RW (2005) BEE2: A high-end reconfigurable computing system. IEEE Des Test Comput 22(2):114–125Google Scholar
  6. 6.
    Dally WJ, Towles B (2004) Principles and practices of interconnection networks. Morgan Kaufmann Press, San FranciscoGoogle Scholar
  7. 7.
    Dally WJ, Towles B (2001) Route packets, not wires: On-chip interconnection networks. In: Proceedings of design automation conference, June 2001Google Scholar
  8. 8.
    Dally WJ (1992) Virtual-channel flow control. IEEE Trans Parallel Distrib Syst 3(2):194–205CrossRefGoogle Scholar
  9. 9.
    Dielissen J, Radulescu A, Goossens K, Rijpkema E (2003) Concepts and implementation of the Philips network-on-chip. IP-based SoC Design, 2003Google Scholar
  10. 10.
    Duato J, Yalamanchili S, Ni L (2002) Interconnection networks: an engineering approach. Morgan Kaufmann, San Mateo, CAGoogle Scholar
  11. 11.
    Hansson A, Goossens K, Radulescu A (2007) A unified approach to mapping and routing on a network-on-chip for both best-effort and guaranteed service traffic. Hindawi VLSI Design, Hindawi Publishing CorporationGoogle Scholar
  12. 12.
    Hu J, Marculescu R (2005) Communication and task scheduling of application-specific networks-on-chip. IEE Proc Comput Digital Tech 152(5):643–651CrossRefGoogle Scholar
  13. 13.
    Hu J, Marculescu R (2004) DyAD—Smart routing for networks-on-chip. In: Proceedings of design automation conference, June 2004Google Scholar
  14. 14.
    Hu J, Marculescu R (April 2005) Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans Comput Aided Des Integr Circuits Syst 24(4):551–562Google Scholar
  15. 15.
  16. 16.
    Lee K et al (2004) A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform. International solid-state circuits conference, Feb 2004Google Scholar
  17. 17.
    Marculescu R, Ogras UY, Peh L, Jerger NE, Hoskote Y (Jan. 2009) Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans Comput Aided Des Integr Circuits Syst 28(1):3–21CrossRefGoogle Scholar
  18. 18.
    Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings of design, automation and test in Europe conference, Feb 2004Google Scholar
  19. 19.
    Ni LM, McKinley PK (Feb. 1993) A survey of wormhole routing techniques in direct networks. IEEE Comput 26(2):62–76CrossRefGoogle Scholar
  20. 20.
    Semiconductor Association (2006) The international technology roadmap for semiconductors (ITRS)Google Scholar
  21. 21.
    Soteriou V, Eisley N, Wang H, Li B, Peh L (2006) Polaris: a system-level roadmap for on-chip interconnection networks. In: Proceedings of international conference on computer design, Oct 2006Google Scholar
  22. 22.
    Srinivasan K, Chatha KS, Konjevod G (April 2006) Linear programming based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr VLSI Syst 14(4):407–420CrossRefGoogle Scholar
  23. 23.
    Vangal S et al (2007) An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS. In: Proceedings of solid-state circuits conference, Feb 2007Google Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  1. 1.Intel CorporationHillsboroUSA
  2. 2.Department of Electrical and Computer EngineeringCarnegie Mellon UniversityPittsburghUSA

Personalised recommendations