Division is a basic arithmetic operation whose execution is based on 1-digit by m-digit multiplications and subtractions. Nevertheless, unlike addition and multiplication, division is generally not included as a predefined block within FPGA families. So, in many cases, the circuit designer will have to generate dividers by choosing some division algorithm and implementing it with adders and multipliers.
KeywordsFPGA Implementation Convergence Algorithm Complete Circuit Complement Representation Basic Arithmetic Operation
- 3.Cocke J, Sweeney DW (1957) High speed arithmetic in a parallel device. IBM technical report, Feb 1957Google Scholar
- 4.Deschamps JP, Sutter G (2010) Decimal division: algorithms and FPGA implementations. In: 6th southern conference on programmable logic (SPL)Google Scholar
- 6.Deschamps JP (2010) A radix-B divider. Contact: email@example.comGoogle Scholar