Abstract
A 12b 2.9GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 < −60dBc beyond 1 GHz while driving a 50 Ω load with an output swing of 2.5Vppd and dissipating a power of 188 mW. The SFDR measured at 2.9 GS/s is better than 60 dB beyond 340 MHz while the SFDR measured at 1.6 GS/s is better than 60 dB beyond 440 MHz. The increase in performance at high-frequencies, compared to previously published results, is mainly obtained by adding local cascodes on top of the current-switches with “always-ON” biasing.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
H.J. Schouwenaars et al., An oversampled multibit CMOS D/A converter for digital audio with 115-dB dynamic range. IEEE J. Solid-State Circuits 26, 1775–1780 (1991)
C.-H. Lin, K. Bult, A 10-b 500-MSample/s CMOS DAC in 0.6-mm2. IEEE J. Solid-State Circuits 33, 1948–1958 (1998)
K. Bult, C.-H. Lin, U.S. Patent 6,191,719, Digital to analog converter with reduced ringing, Feb 2001
A. Van den Bosch et al., A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE J. Solid-State Circuits 36(3), 315–324 (2001)
B. Schafferer, R.Adams, A 3V CMOS 400mW 14b 1.4GS/s DAC for Multi-Carrier Applications, in ISSCC Digest Technical Papers 2004, Feb 2004, pp. 360–361
W. Schofield et al., A 16b 400MS/s DAC with <−80dBc IMD to 300MHz and <−160dBm/Hz noise power spectral density, in ISSCC Digest Technical Papers, 2003, San Francisco, Feb 2003, pp. 126–127
K. Doris et al., A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18um CMOS, in ISSCC Digest Technical Papers 2005, San Francisco, Feb 2005, pp. 116–117
D.A. Mercer, Low-power approaches to high-speed current-steering digital-to-analog converters in 0.18-μm CMOS. IEEE J. Solid-State Circuits 42, 1688–1698 (2007)
P. Palmers, M. Steyeart, A 11mW 68dB SFDR 100 MHz bandwidth SD-DAC based on a 5-bit 1GS/s core in 130nm, in ESSCIRC Digest Technical Papers 2008, Sept 2008, pp. 214–217
K.L. Chan, J. Zhu, I. Galton, Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs. IEEE J. Solid-State Circuits 43, 2067–2078 (2008)
M. Pelgrom, A. Duinmaijer, A. Welbers, Matching properties of MOS transistors. IEEE J. Solid-State Circuits SC-24, 1433–1439 (1989)
T. Miki et al., An 80-MHz 8-bit CMOS D/A converter. IEEE J. Solid-State Circuits SC-21, 983–988 (1986)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Bult, K. et al. (2012). A 12b 2.9 GS/s DAC with IM3<–60 dBc Beyond 1 GHz in 65 nm CMOS. In: Steyaert, M., van Roermund, A., Baschirotto, A. (eds) Analog Circuit Design. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1926-2_6
Download citation
DOI: https://doi.org/10.1007/978-94-007-1926-2_6
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-1925-5
Online ISBN: 978-94-007-1926-2
eBook Packages: EngineeringEngineering (R0)