The main obstacle for the wide acceptance of UML and SysML in the design of electronic systems is due to a major gap in the design flow between UML-based modeling and SystemC-based verification. To overcome this gap, we present an approach developed in the SATURN project which introduces UML profiles for the co-modeling of SystemC and C with code generation support in the context of the SysML tool suite ARTiSAN Studio®. We finally discuss the evaluation of the approach by two case studies.
Keywords
- Communicate Sequential Process
- Virtual Platform
- Smart Camera
- Synchronous Data Flow
- Artisan Studio
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.