Advertisement

2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures

  • C. Silvano
  • W. Fornaciari
  • S. Crespi Reghizzi
  • G. Agosta
  • G. Palermo
  • V. Zaccaria
  • P. Bellasi
  • F. Castro
  • S. Corbetta
  • A. Di Biagio
  • E. Speziale
  • M. Tartara
  • D. Melpignano
  • J.-M. Zins
  • D. Siorpaes
  • H. Hübert
  • B. Stabernack
  • J. Brandenburg
  • M. Palkovic
  • P. Raghavan
  • C. Ykman-Couvreur
  • A. Bartzas
  • S. Xydis
  • D. Soudris
  • T. Kempf
  • G. Ascheid
  • R. Leupers
  • H. Meyr
  • J. Ansari
  • P. Mähönen
  • B. Vanthournout
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 105)

Abstract

The 2PARMA project focuses on the development of parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures. The main goals of the 2PARMA project are: definition of a parallel programming model combining component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable byte-code, run-time resource management policies and mechanisms as well as design space exploration methodologies for many-core computing architectures.

Keywords

Scalable Video Code Single Instruction Multiple Data Design Space Exploration Multi View Video Host Processor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Derudder V, Bougard B, Couvreur A, Dewilde A, Dupont S, Folens L, Hollevoet L, Naessens F, Novo D, Raghavan P, Schuster T, Stinkens K, Weijers JW, der Perre LV (2009) A 200 mbps+ 2.14nj/b digital baseband multi processor system-on-chip for sdrs. In: 2009 Symposium on VLSI Circuits, pp 292–293Google Scholar
  2. 2.
    Mei B, Vernalde S, Verkest D, Man HD, Lauwereins R (2003) Adres: an architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In: Cheung PYK, Constantinides GA, de Sousa JT (eds) FPL. Lecture Notes in Computer Science, vol 2778. Springer, pp 61–70Google Scholar
  3. 3.
    Naessens F, Derudder V, Cappelle H, Hollevoet L, Raghavan P, Desmet M, Abdel-Hamid A, Vos I, Folens L, O’Loughlin S, Singirikonda S, Dupont S, Weijers JW, Dejonghe A, der Perre LV (2010) A 10.37 mm2 675 mw reconfigurable ldpc and turbo encoder and decoder for 802.11n, 802.16e and 3gpp-lte. In: 2010 Symposium on VLSI Circuits, pp 292–293Google Scholar
  4. 4.
    Ramakrishnan V, Witte EM, Kempf T, Kammler D, Ascheid G, Meyr H, Adrat M, Antweiler M (2009) Efficient and portable SDR waveform development: the nucleus concept. In: IEEE military communications conference (MILCOM 2009)Google Scholar
  5. 5.
    Andrea DB, Giovanni A (2010) Improved programming of GPU architectures through automated data allocation and loop restructuring. In: Proceedings of the 2PARMA Workshop (ARCS2010 Workshop)Google Scholar
  6. 6.
    Ma Z, Marchal P, Scarpazza DP, Yang P, Wong C, Gmez JI, Himpe S, Ykman-Couvreur C, Catthoor F (2007) Systematic methodology for real-time cost-effective mapping of dynamic concurrent task-based systems on heterogenous platforms. Springer Publishing Company, IncorporatedGoogle Scholar
  7. 7.
    Bartzas A, Peon-Quiros M, Poucet C, Baloukas C, Mamagkakis S, Catthoor F, Soudris D, Mendias JM (2010) Software metadata: systematic characterization of the memory behaviour of dynamic applications. J Syst Software 83(6):1051–1075Google Scholar
  8. 8.
    Bellasi P, Fornaciari W, Siorpaes D (2010) A hierarchical distributed control for power and performances optimization of embedded systems. In: Müller-Schloer C, Karl W, Yehia S (eds) ARCS. Lecture Notes in Computer Science, vol 5974, Springer, pp 37–48Google Scholar
  9. 9.
    Chang H, Cooke L, Hunt M, Martin G, McNelly AJ, Todd L (1999) Surviving the SOC revolution: a guide to platform-based design. Kluwer Academic Publishers, Norwell, MA, USAGoogle Scholar
  10. 10.
    ARTEMIS Strategic Research Agenda Working Group (2006) Strategic research agenda: design methods and tools. Technical report, ARTEMISGoogle Scholar
  11. 11.
    Duranton M, Yehia S, Sutter BD, Bosschere KD, Cohen A, Falsafi B, Gaydadjiev G, Katevenis M, Maebe J, Munk H, Navarro N, Ramirez A, Temam O, Valero M (2009) The HiPEAC 2012-2020 vision. Technical report, HiPEACGoogle Scholar
  12. 12.
    Hübert H, Stabernack B (2009) Profiling-based hardware/software co-exploration for the design of video coding architectures. IEEE Trans. Circuits Sys Video Technol 19(11):1680–1691CrossRefGoogle Scholar
  13. 13.
    Corp N (2008) Nvidia geforce gtx 200 gpu. Architectural overviewGoogle Scholar
  14. 14.
    Schwarz H, Marpe D, Wiegand T (2007) Overview of the scalable video coding extension of the h.264/avc standard. IEEE Trans Circuits Syst for Video Technol 17(9):1103–1120CrossRefGoogle Scholar
  15. 15.
    Ansari J, Zhang X, Achtzehn A, Petrova M, Mähönen P (2011) A flexible MAC development framework for congnitive radio systems. In: Procedings of the IEEE WCNC, Cancun, MexicoGoogle Scholar
  16. 16.
    Claudia C, Kaushik RC (2009) A survey on MAC protocols for cognitive radio networks. Ad Hoc Networks 7(7):1315–1329CrossRefGoogle Scholar
  17. 17.
    Zhang K, Lu J, Lafruit G (2009) Cross-based local stereo matching using orthogonal integral images. IEEE Trans Cir and Sys for Video Technol 19(7):1073–1079CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V. 2011

Authors and Affiliations

  • C. Silvano
    • 1
  • W. Fornaciari
    • 1
  • S. Crespi Reghizzi
    • 1
  • G. Agosta
    • 1
  • G. Palermo
    • 1
  • V. Zaccaria
    • 1
  • P. Bellasi
    • 1
  • F. Castro
    • 1
  • S. Corbetta
    • 1
  • A. Di Biagio
    • 1
  • E. Speziale
    • 1
  • M. Tartara
    • 1
  • D. Melpignano
    • 2
  • J.-M. Zins
    • 2
  • D. Siorpaes
    • 3
  • H. Hübert
    • 4
  • B. Stabernack
    • 4
  • J. Brandenburg
    • 4
  • M. Palkovic
    • 5
  • P. Raghavan
    • 5
  • C. Ykman-Couvreur
    • 5
  • A. Bartzas
    • 6
  • S. Xydis
    • 6
  • D. Soudris
    • 6
  • T. Kempf
    • 7
  • G. Ascheid
    • 7
  • R. Leupers
    • 7
  • H. Meyr
    • 7
  • J. Ansari
    • 7
  • P. Mähönen
    • 7
  • B. Vanthournout
    • 8
  1. 1.Dipartimento di Elettronica e Informazione – Politecnico di MilanoMilanoItaly
  2. 2.STMicroelectronicsGrenobleFrance
  3. 3.STMicroelectronicsMilanoItaly
  4. 4.Fraunhofer HHIFraunhoferGermany
  5. 5.IMEC vzw Belgium and IBBTLeuvenBelgium
  6. 6.Institute of Communication and Computer Systems – National Technical University of AthensAthensGreece
  7. 7.RWTH–Aachen UniversityAachenGermany
  8. 8.Synopsys BelgiumLeuvenBelgium

Personalised recommendations