Advertisement

Off-Chip SDRAM Access Through Spidergon STNoC

  • Khaldon Hassan
  • Marcello Coppola
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 105)

Abstract

External memory access in MPSoCs becomes more challenging with the growing requirements for high bandwidth and low latency. We propose a novel method for optimizing external memory access in term of latency for NoC-based MPSoCs. Our approach considers the off-chip memory access within a system approach: from the initiators to the memory modules through the NoC-based interconnect. We couple QoS of both NoC and memory scheduler in order to guarantee continued services throughout the request and the response paths, between the masters and the SDRAM modules. We study the influence of low-priority requests over high-priority requests. We also analyze the influence of the number of the conflict points inside the NoC over high-priority requests latency. We compare the use of virtual channels with the physical direct connection to map latency-sensitive IPs requests towards the memory subsystem, and demonstrate that both solutions are equivalent in term of memory access latency.

Notes

Acknowledgments

We would like to express our sincere gratitude to Prof. Frédéric Pétrot of TIMA Laboratory in Grenoble for offering his tremendous experience in the field to promote this work.

References

  1. 1.
    Zhu Z, Zhang Z (2005) A performance comparison of dram memory system optimizations for smt processors. In: Proceedings HPCA-11, pp 213--224Google Scholar
  2. 2.
    Double data rate (ddr) SDRAM specification, May 2002. URL http://www.jedec.org/download/search/JESD79F.pdf
  3. 3.
    Double data rate (ddr2) SDRAM specification, January 2005. URL http://www.jedec.org/download/search/JESD79-2E.pdf
  4. 4.
    Double data rate (ddr3) SDRAM specification, April 2008. URL http://www.jedec.org/download/search/JESD79-3B.pdf
  5. 5.
    Hennessy JL, Patterson DA (2006) Computer architecture: a quantitative approach. 4th edn. Morgan Kaufmann Publishers Inc., San Francisco, CAMATHGoogle Scholar
  6. 6.
    Schumann RC (1997) Design of the 21174 memory controller for digital personal workstations. Digital Tech J 9(2):57–70Google Scholar
  7. 7.
    Cuppu V, Jacob B (2001) Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor dram-system performance? In: Proceedings 28th Annual international symposium on computer architecture, pp 62--71Google Scholar
  8. 8.
    Cuppu V, Jacob B, Davis B, Mudge T (1999) A performance comparison of contemporary dram architectures. In: Proceedings of the 26th International symposium on computer architecture, pp 222--233Google Scholar
  9. 9.
    Wang Z, Crowcroft J (1996) Quality-of-service routing for supporting multimedia applications. IEEE J Sel Areas Commun 14(7):1228–1234CrossRefGoogle Scholar
  10. 10.
    Rixner S, Dally WJ, Kapasi UJ, Mattson P, Owens JD (2000) Memory access scheduling. In: Proceedings ISCA '00, pp 128--138Google Scholar
  11. 11.
    Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable SDRAM memory controller. In: Proceedings CODES+ISSS '07, pp 251--256Google Scholar
  12. 12.
    Heithecker S, do Carmo Lucas A, Ernst R (2003) A mixed qos SDRAM controller for fpga-based high-end image processing. In: Proceedings SIPS 2003, pp 322--327Google Scholar
  13. 13.
    Natarajan C, Christenson B, Briggs F (2004) A study of performance impact of memory controller features in multi-processor server environment. In: Proceedings WMPI '04, pp 80--87Google Scholar
  14. 14.
    Carter J, Hsieh W, Stoller L, Swanson M, Zhang L, Brunvand E, Davis A, Kuo C-C, Kuramkote R, Parker M, Schaelicke L, Tateyama T(1999) Impulse: building a smarter memory controller. Fifth international symposium on high-performance computer architecture, Proceedings, pp 70--79Google Scholar
  15. 15.
    Zhu Z, Zhang Z, Zhang X (2002) Fine-grain priority scheduling on multi-channel memory systems. In: Proceedings HPCA'02, pp 107--116Google Scholar
  16. 16.
    Lee K-B, Lin T-C, Jen C-W (2005) An efficient quality-aware memory controller for multimedia platform soc. IEEE Trans Circ Syst Video Technol 15(5):620–633 May 2005CrossRefGoogle Scholar
  17. 17.
    Nesbit KJ, Aggarwal N, Laudon J, Smith JE (2006) Fair queuing memory systems. In: Proceedings MICRO-39, pp 208--222Google Scholar
  18. 18.
    Mutlu O, Moscibroda T. Stall-time fair memory access scheduling for chip multiprocessors. In: Proceedings MICRO-40, pp 146--160Google Scholar
  19. 19.
    Hosseini-Khayat S, Bovopoulos AD (1995) A simple and efficient bus management scheme that supports continuous streams. ACM Trans Comput Syst 13(2):122–140CrossRefGoogle Scholar
  20. 20.
    Guerrier P, Greiner A (2000) A generic architecture for on-chip packet-switched interconnections. In: Proceedings DATE '00, pp 250--256Google Scholar
  21. 21.
    Grot B, Keckler SW, Mutlu O (2009) Preemptive virtual clock: a flexible, efficient, and cost-effective qos scheme for networks-on-chip. In: Proceedings Micro-42, pp 268--279Google Scholar
  22. 22.
    Lee JW, Ng MC, Asanovic K (2008) Globally-synchronized frames for guaranteed quality-of-service in on-chip networks. In: SIGARCH Comput. Archit. News, vol 36, pp 89--100Google Scholar
  23. 23.
    Dobkin R, Ginosar R, Cidon I (2007) Qnoc asynchronous router with dynamic virtual channel allocation. In: Proceedings NoCS'07, pp 218--218, May 2007Google Scholar
  24. 24.
    Panades IM (2008) Design and Implementation of a Network-on-Chip with Guaranteed Service. PhD thesis, Pierre etMarie Curie University-Paris VI, May 2008Google Scholar
  25. 25.
    Bjerregaard T, Sparso J (2006) Implementation of guaranteed services in the mango clockless network-on-chip. In: Computer Digital Techniques, IEE Proceedings, vol 153, pp 217--229, July 2006Google Scholar
  26. 26.
    Coppola M, Grammatikakis MD, Locatelli R, Maruccia G, Pieralisi L (2008) Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC. CRC Press, Inc., Boca Raton, FL, USA, 2008. ISBN 1420044710, 9781420044713Google Scholar
  27. 27.
    Burchard A, Hekstra-Nowacka E, Chauhan A (2005) A real-time streaming memory controller. In: Proceedings DATE '05, pp 20--25Google Scholar
  28. 28.
    Sonics. Sonics sx smart interconnect solution. Datasheet, 2010. URL http://www.sonicsinc.com/uploads/pdfs/sonicssx_DS_021610.pdf
  29. 29.
    Jang W, Pan DZ (2009) An SDRAM-aware router for networks-on-chip. In: Proceedings DAC '09, pp 800--805Google Scholar
  30. 30.
    Ipek E, Mutlu O, Martinez JF, Caruana R. Self-optimizing memory controllers: A reinforcement learning approach. In: Proceedings ISCA'08, pp 39--50Google Scholar
  31. 31.
    Micron. 1gb x4, x8, x16 double date rate SDRAM. Datasheet, 2003. URL http://download.micron.com/pdf/datasheets/dram/ddr/1GbDDRx4x8x16.pdf

Copyright information

© Springer Science+Business Media B.V. 2011

Authors and Affiliations

  1. 1.STMicroelectronicsGrenobleFrance

Personalised recommendations