Abstract
In this chapter, we describe functionality which has also been developed in the context of the hArtes project but that were not included in the final release or that are separately released. The development of the tools described here was often initiated after certain limitations of the current toolset were identified. This was the case of the memory analyser QUAD which does a detailed analysis of the memory accesses. Other tools, such as the rSesame tool, were developed and explored in parallel with the hArtes tool chain. This tool assumes a KPN-version of the application and then allows for high level simulation and experimentation with different mappings and partitionings. Finally, ReSP was developed to validate the partitioning results before a real implementation was possible.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Arnout, G.: SystemC standard. In: Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp. 573–577 (2000)
Beltrame, G., Fossati, L., Sciuto, D.: ReSP: a nonintrusive transaction-level reflective MPSoC simulation platform for design space exploration. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems archive, December, vol. 28(12) (2009)
Cescirio, W., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.A.: Diaz-Nava, M.: Component-based design approach for multicore SoCs. In: 39th Proceedings of Design Automation Conference, 2002, pp. 789–794 (2002)
Chaves, R., Kuzmanov, G.K., Sousa, L.A., Vassiliadis, S.: Cost-efficient SHA hardware accelerators. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(8), 999–1008 (2008). ISSN 1063-8210
de Mattos, J.C.B., Wong, S., Carro, L.: The Molen FemtoJava Engine. In: Proceedings of IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), USA, September, pp. 19–22 (2006)
Dorta, A.J.: The OpenMP source code repository. In: 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP’05), February, pp. 244–250 (2005)
Graham, S.L., Kessler, P.B., Mckusick, M.K.: Gprof: a call graph execution profiler. SIGPLAN Not. 17(6), 120–126 (1982)
Hasan, L., Al-Ars, Z.: Accurate profiling and acceleration evaluation of the Smith-Waterman algorithm using the MOLEN platform. In: Proceedings of IADIS International Conference on Applied Computing, Algarve, Portugal, April, pp. 188–194 (2008)
Kahn, G.: The semantics of a simple language for parallel programming. In: Proc. of the IFIP74 (1974)
Kogge, P.M., Stone, H.S.: A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. C-22, 786–793 (1973)
Kuzmanov, G.K., Gaydadjiev, G.N., Vassiliadis, S.: The Virtex II Pro MOLEN processor. In: Proceedings of International Workshop on Computer Systems: Architectures, Modelling, and Simulation (SAMOS), Samos, Greece, July. LNCS, vol. 3133, pp. 192–202 (2004)
Kuzmanov, G., Gaydadjiev, G.N., Vassiliadis, S.: The Molen media processor: design and evaluation. In: WASP’05
Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M.: A new model of placement quality measurement for online task placement. In: Proceeding of Prorisc Conference, Veldhoven, The Netherlands, November 2007
Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M.: An efficient algorithm for free resources management on the FPGA. In: Proceedings of Design, Automation and Test in Europe (DATE 08), Munich, Germany, March, pp. 1095–1098 (2008)
Lu, Y., Marconi, T., Gaydadjiev, G.N., Bertels, K.L.M., Meeuws, R.J.: A Self-adaptive on-line task placement algorithm for partially reconfigurable systems. In: Proceedings of the 22nd Annual International Parallel and Distributed Processing Symposium (IPDPS)—RAW2008, Miami, Florida, USA, April, p. 8 (2008)
Lu, Y., Marconi, T., Bertels, K.L.M., Gaydadjiev, G.N.: Online task scheduling for the FPGA-based partially reconfigurable systems. In: International Workshop on Applied Reconfigurable Computing (ARC), Karlsruhe, Germany, March, pp. 216–230 (2009)
Lu, Y., Marconi, T., Bertels, K.L.M., Gaydadjiev, G.N.: A communication aware online task scheduling algorithm for FPGA-based partially reconfigurable systems. In: IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2010), Charlotte, North Carolina, USA, May 2010
Luk, C.K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proc. of PLDI, pp. 190–200 (2005)
Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: Online hardware task scheduling and placement algorithm on partially reconfigurable devices. In: Proceedings of International Workshop on Applied Reconfigurable Computing (ARC), London, UK, March, pp. 306–311 (2008)
Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: Intelligent merging online task placement algorithm for partial reconfigurable systems. In: Proceedings of Design, Automation and Test in Europe (DATE), Munich, Germany, March, pp. 1346–1351 (2008)
Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: A novel fast online placement algorithm on 2D partially reconfigurable devices. In: Proceedings of the International Conference on Field-Programmable Technology (FPT), Sydney, Australia, December, pp. 296–299 (2009)
Marconi, T., Lu, Y., Bertels, K.L.M., Gaydadjiev, G.N.: 3D compaction: a novel blocking-aware algorithm for online hardware task scheduling and placement on 2D partially reconfigurable devices. In: Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC), Bangkok, Thailand, March 2010
Moscu Panainte, E., Bertels, K.L.M., Vassiliadis, S.: The PowerPC backend Molen compiler. In: 14th International Conference on Field-Programmable Logic and Applications (FPL), Antwerp, Belgium, September. Lecture Notes in Computer Science, vol. 3203, pp. 434–443. Springer, Berlin (2004)
Nawaz, Z., Dragomir, O.S., Marconi, T., Moscu Panainte, E., Bertels, K.L.M., Vassiliadis, S.: Recursive variable expansion: a loop transformation for reconfigurable systems. In: Proceedings of International Conference on Field-Programmable Technology 2007, December, pp. 301–304 (2007)
Nawaz, Z., Shabbir, M., Al-Ars, Z., Bertels, K.L.M.: Acceleration of smith-waterman using recursive variable expansion. In: 11th Euromicro Conference on Digital System Design (DSD-2008), September, pp. 915–922 (2008)
Nawaz, Z., Marconi, T., Stefanov, T.P., Bertels, K.L.M.: Flexible pipelining design for recursive variable expansion. In: Parallel and Distributed Processing Symposium, International, May 2009
Nawaz, Z., Stefanov, T.P., Bertels, K.L.M.: Efficient hardware generation for dynamic programming problems. In: ICFPT’09, December 2009
Nawaz, Z., Sumbul, H., Bertels, K.L.M.: Fast smith-waterman hardware implementation. In: Parallel and Distributed Processing Symposium, International, April 2010
Open SystemC Initiative (OSCI): OSCI TLM2 USER MANUAL, November 2007
Paulin, P., Pilkington, C., Bensoudane, E.: StepNP: a System-Level exploration platform for network processors. IEEE Des. Test 19(6), 17–26 (2002)
Pimentel, A.D., et al.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55(2), 99–112 (2006)
Sabeghi, M., Bertels, K.: Toward a runtime system for reconfigurable computers: a virtualization approach. In: Design, Automation and Test in Europe (DATE09), April 2009
Sabeghi, M., Bertels, K.: Interfacing operating systems and polymorphic computing platforms based on the Molen programming paradigm. In: Sixth Annual Workshop on the Interaction between Operating Systems and Computer Architecture, June 2010
Sabeghi, M., Sima, V., Bertels, K.: Compiler assisted runtime task scheduling on a reconfigurable computer. In: 19th International Conference on Field Programmable Logic and Applications (FPL09), August 2009
Sabeghi, M., Mushtaq, H., Bertels, K.: Runtime multitasking support on reconfigurable accelerators. In: First International Workshop on Highly-Efficient Accelerators and Reconfigurable Technologies, June, pp. 54–59 (2010)
Sigdel, K., et al.: rSesame-A generic system-level runtime simulation framework for reconfigurable architectures. In: Proc. of FPT09 (2009)
Sima, V.M., Bertels, K.: Runtime memory allocation in a heterogeneous reconfigurable platform. In: IEEE International Conference on ReConFigurable Computing and FPGA (2009)
Vassiliadis, S., Wong, S., Cotofana, S.: The MOLEN ρμ-coded processor. In: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL). LNCS, vol. 2147, pp. 275–285. Springer, Berlin (2001)
Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Moscu Panainte, E.: The MOLEN polymorphic processor. IEEE Trans. Comput. 53, 1363–1375 (2004)
Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K.L.M., Kuzmanov, G.K., Moscu Panainte, E.: The Molen polymorphic processor. IEEE Trans. Comput. 53(11), 1363–1375 (2004)
Xilinx, Inc: Early access partial reconfiguration user guide, Xilinx user guide UG208 (2006)
Xilinx, Inc: Virtex-4 FPGA Configuration User Guide, Xilinx user guide UG071 (2008)
Xilinx, Inc: Virtex-II Platform FPGA User Guide, Xilinx user guide UG002 (2007)
Yankova, Y., Bertels, K., Kuzmanov, G., Gaydadjiev, G., Lu, Y., Vassiliadis, S.: DWARV: DelftWorkBench automated reconfigurable VHDL generator. In: FPL’07
Yu, L., Abdi, S., Gajski, D.: Transaction level platform modeling in SystemC for Multi-Processor designs. Technical report (2007)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Bettarelli, F. et al. (2012). Extensions of the hArtes Tool Chain. In: Bertels, K. (eds) Hardware/Software Co-design for Heterogeneous Multi-core Platforms. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1406-9_6
Download citation
DOI: https://doi.org/10.1007/978-94-007-1406-9_6
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-1405-2
Online ISBN: 978-94-007-1406-9
eBook Packages: EngineeringEngineering (R0)