Power Models and Strategies for Multiprocessor Platforms

  • Cécile Belleudy
  • Sébastien Bilavarn


Emerging applications in the field of multimedia like new video standards require the capabilities of multiprocessor architectures which are a high source of heat dissipation. In this chapter, we present the definition of a power model suited for multiprocessor power management based on the study of a H264/AVC decoder implementation. We will provide a detailed analysis of multiprocessor execution including the influence of several possible operating points of frequency and voltage. These results will be used to propose a power strategy suited to video processing. Since the consumption of the main memory becomes more and more considerable, we also address the impact of the memory architecture on the energy cost.


Power Consumption Main Memory Power Management Power Saving Memory Bank 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Contrebas, G., Martonosi, M.: Power prediction for Intel XScale processors using performance monitoring unit events. In: ISPLED (2005) Google Scholar
  2. 2.
    Fan, X., Ellis, C., Lebeck, A.: Modeling of DRAM power control policies using deterministic and stochastic Petri nets. In: Lecture Notes in Computer Science, vol. 2325, pp. 37–41. Springer, Berlin (2003) Google Scholar
  3. 3.
    Infineon Inc, Mobile-RAM data sheet (2004) Google Scholar
  4. 4.
    ACPI, Advanced configuration and power interface. (2006)
  5. 5.
    IBM, MontaVista, Dynamic power management for embedded systems (2002) Google Scholar
  6. 6.
    ARM, Intelligent energy controller technical reference manual. ARM Limited. (2008)
  7. 7.
    Intel, Wireless Intel speedstep power manager. White paper (2004) Google Scholar
  8. 8.
    Intel, Intel PXA270 processor, electrical, mechanical, and thermal specification. (2005)
  9. 9.
    Hwang, C.-H., Wu, A.: A predictive system shutdown method for energy saving of event-driven computation. In: International Conference on Computer-Aided Design, November 1997, pp. 28–32 (1997) Google Scholar
  10. 10.
    Benini, L., Bogliolo, A., Micheli, G.D.: A survey of design techniques for system-level dynamic power management. IEEE Trans. Very Large Scale Integr. Syst. 8, 299–316 (2000) CrossRefGoogle Scholar
  11. 11.
    Rong, P., Pedram, M.: Determining the optimal timeout values for a power-managed system based on the theory of Markovian processes: offline and online algorithms. In: Proc. of Design Automation and Test in Europe (2006) Google Scholar
  12. 12.
    Qiu, Q., Liu, S., Wu, Q.: Task merging for dynamic power management of cyclic applications in real-time multiprocessors systems. In: ICCD 04 (2004) Google Scholar
  13. 13.
    Merkel, A., Bellosa, F.: Energy power consumption in multiprocessor systems. In: EuroSys2006 (2006) Google Scholar
  14. 14.
    Luo, J., Jha, N.K.: Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems. In: International Conference on VLSI Design, January 2002 Google Scholar
  15. 15.
    Chen, J.-J., Kuo, T.W.: Energy efficient scheduling of periodic real-time tasks over homo-geneous multiprocessors. In: PARC05 (2005) Google Scholar
  16. 16.
    De Langen, P., Jurlink, B., Vassiliadis, S.: Multiprocessor scheduling to reduce leakage power. In: 17th International Conference on Parallel and Distributed Symposium (2006) Google Scholar
  17. 17.
    Benini, L., Bertozzi, D., Guerri, A., Milano, M.: Allocation, scheduling and voltage scaling on energy aware MPSoCs. In: Integration of AI and OR Techniques in Constraint Programming for Combinatorial Optimization Problems. Lecture Notes in Computer Science, vol. 3990, pp. 44–58. Springer, Berlin (2006) CrossRefGoogle Scholar
  18. 18.
    Choudhury, P., Chakrabarti, C., Kumar, R.: Online dynamic voltage scaling using task graph mapping analysis for multiprocessors. In: VLSI Design (2007) Google Scholar
  19. 19.
    Zhu, D., Melhem, R., Childers, B.: Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems. IEEE Trans. Parallel Distrib. Syst. 14(7), 686–700 (2003) CrossRefGoogle Scholar
  20. 20.
    Chen, J., Yang, C.Y., Kuo, T., Shih, C.-S.: Energy efficient real-time system task scheduling in multiprocessor DVS systems. In: ASP-DAC, January 2007 Google Scholar
  21. 21.
    Yang, C., Chen, J.-J., Kuo, T.-W., Thiel, L.: An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems. In: DATE 09, April 2009 Google Scholar
  22. 22.
    Chou, P.H., Liu, J., Li, D., Bagherzadeh, N.: IMPACCT: Methodology and tools for power aware embedded systems. Design Automation for Embedded Systems, Special Issue on Design Methodologies and Tools for Real-Time Embedded Systems, 205–232 (2002) Google Scholar
  23. 23.
    Srivastava, M., Chandrakasan, A., Brodersen, R.: Predictive system shutdown and other architectural techniques for energy efficient programmable computation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 4, 42–55 (1996) CrossRefGoogle Scholar
  24. 24.
    Bhatti, M.K., Muhammad, F., Belleudy, C., Auguin, M.: Improving resource utilization under EDF-based mixed scheduling in multiprocessor real-time systems. In: 16th IFIP/IEEE Int. Conf. on Very Large Scale Integration, VLSI-SOC’2008, Rhodes, Greece (2008) Google Scholar
  25. 25.
    Kandemir, M., Kolcu, I., Kadayif, I.: Influence of loop optimizations on energy consumption of multi-bank memory systems. In: Proc. Compiler Construction, April 2002 Google Scholar
  26. 26.
    Ozturk, O., Kandemir, M., Irwin, M.J.: Increasing onchip memory space utilization for embedded chip multiprocessors through data compression. In: CODES05 (2005) Google Scholar
  27. 27.
    Koc, H., Ozturk, O., Kandemir, M., Ercanli, E.: Minimizing energy consumption of banked memories using data recomputation. In: ISLPED’06 (2006) Google Scholar
  28. 28.
    Kandemir, M., Ozturk, O.: Nonuniform banking for reducing memory energy consumption. In: DATE’05, Munich, Germany (2005) Google Scholar
  29. 29.
    BenFradj, H., Belleudy, C., Auguin, M.: Multi-bank main memory architecture with dynamic voltage frequency scaling for system energy optimization. In: 9th EUROMICRO Conference on Digital System Design, September 2006 Google Scholar
  30. 30.
    Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.J.: DRAM energy management using software and hardware directed power mode control. In: International Symposium on High Performance Computer Architecture, pp. 159–170 (2001) Google Scholar
  31. 31.
    Lebeck, A., Fan, X., Ellis, C.: Memory controller policies for DRAM power management. In: International Symposium on Low Power Electronics and Design (2001) Google Scholar
  32. 32.
    Delaluz, V., Sivasubramaniam, A., Kandemir, M., Vijaykrishnan, N., Irwin, M.J.: Scheduler based DRAM energy management. In: DAC (2002) Google Scholar
  33. 33.
    ARM, Core Tile for ARM11 MPCore user guide. ARM Limited. (2005)
  34. 34.
    Roitzsch, M., Slice-balancing, H.: 264 video encoding for improved scalability of multi-core decoding. In: 7th ACM & IEEE International Conference on Embedded Software (EM-SOFT), September 2007, pp. 269–278 (2007) CrossRefGoogle Scholar
  35. 35.
    Mudge, T.: Power: a first-class architectural design constraint. Computer 34(4), 53–58 (2001) CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V. 2012

Authors and Affiliations

  1. 1.University of Nice-Sophia Antipolis, LEATCNRSValbonneFrance

Personalised recommendations