Skip to main content

Decoder Test

  • Chapter
  • First Online:
Regular Nanofabrics in Emerging Technologies

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 82))

  • 521 Accesses

Abstract

The decoder implements the task of linking the crossbar and the CMOS part of the circuit. The major challenge of the decoder is to bridge the different dimensions, given the fact that the crossbar may be defined on the sub-photolithographic scale, while the CMOS circuit is defined with state-of-the-art photolithography. It also has to guarantee a good reliability level by assigning a unique address to every nanowires, while keeping the area small and the fabrication simple enough. These constraints on the decoder have been addressed in Chap. 3; and the decoder design has been improved by optimizing the choice of the code and decoder dimensions.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Ben Jamaa MH, Atienza D, Leblebici Y, De Micheli G (2009) A stochastic perturbative approach to design a defect-aware thresholder in the sense amplifier of crossbar memories. In: Proceedings of ASP-DAC, pp 835–840

    Google Scholar 

  2. Abadir MS, Reghbati HK (1983) Functional testing of semiconductor random access memories. ACM Comput Surv 15(3):175–198

    Article  Google Scholar 

  3. Luo Y, Collier CP, Jeppesen JO, Nielsen KA, DeIonno E, Ho G, Perkins J, Tseng H-R, Yamamoto T, Stoddart JF, Heath JR (2002) Two-dimensional molecular electronics circuits. J Chem Phys Phys Chem 3:519–525

    Article  Google Scholar 

  4. Adams RD (2003) High performance memory testing. Kluwer Academic Publishers, Norwell

    Google Scholar 

  5. Brayton RK (1980) Sensitivity and optimization. Elsevier, Amsterdam

    Google Scholar 

  6. Rabaey JM (1996) Digital integrated circuits, a design perspective. Prentice Hall International Editions, Upper Saddle River

    Google Scholar 

  7. International technology roadmap for semiconductors (ITRS) (2006) Tech Rep. www.itrs.net/reports.html

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to M. Haykel Ben Jamaa .

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Ben Jamaa, M.H. (2011). Decoder Test. In: Regular Nanofabrics in Emerging Technologies. Lecture Notes in Electrical Engineering, vol 82. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-0650-7_4

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-0650-7_4

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-0649-1

  • Online ISBN: 978-94-007-0650-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics