Noise-Coupled Delta-Sigma ADCS

  • Kyehyung Lee
  • Gabor C. Temes
Chapter

Abstract

This chapter describes wideband discrete-time DS ADCs with high linearity. Noise coupling is introduced in a modulator (self coupling) or between two split modulators (cross coupling) to get an improved noise shaping performance. Time-interleaving further enhances the noise shaping of the cross-coupled split modulators. Several prototype design examples are provided to demonstrate the effectiveness of the proposed technique.

Keywords

Quantization Noise Loop Filter Switch Capacitor Noise Transfer Function Noise Shaping 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    T. Christen, T. Burger, Q. Huang, A 0.13 mm CMOS EDGE/UMTS/WLAN Tri-Mode DS ADC with −92 dB THD, in Proc. IEEE ISSCC Dig. Tech. Papers, San Francisco, Feb 2007, pp. 240–241Google Scholar
  2. 2.
    S. Kwon, F. Maloberti, A 14 mW multi-bit DS modulator with 82 dB SNR and 86 dB DR for ADSL2+, in Proc. IEEE ISSCC Dig. Tech. Papers, San Francisco, Feb. 2006, pp. 161–162Google Scholar
  3. 3.
    K.-S. Lee, S. Kwon, F. Maloberti, A power-efficient two-channel time-interleaved SD modulator for broadband applications, IEEE J. Solid-State Circuits. 42(6), 1206–1215 (2007)CrossRefGoogle Scholar
  4. 4.
    Y. Kanazawa, Y. Fujimoto, P. Lo Re, M. Miyamoto, A 100-MS/s 4-MHz bandwidth 77.3-dB SNDR DS ADC with a triple sampling technique, in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, Sep. 2006, pp. 53–56Google Scholar
  5. 5.
    L. Dorrer, F. Kuttner, P. Greco, P. Torta, T. Hartig, A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-mm CMOS, IEEE J. Solid-State Circuits, 40(12), 2416–2427 (2005)CrossRefGoogle Scholar
  6. 6.
    M. Park, M.H. Perrott, A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time DS ADC with VCO-based integrator and quantizer implemented in 0.13 mm CMOS, IEEE J. Solid-State Circuits, 44(12), 3344–3358 (2009)CrossRefGoogle Scholar
  7. 7.
    O. Rajaee, T. Musah, S. Takeuchi, M. Aniya, K. Hamashita, P. Hanumolu, U. Moon, A 79 dB 80 MHz 8X-OSR hybrid delta-sigma/pipeline ADC, IEEE Symp. on VLSI Circuits, Kyoto, Jun. 2009, pp. 74–75Google Scholar
  8. 8.
    J.A. Cherry, W.M. Snelgrove, Clock jitter and quantizer metastability in continuous-time delta-sigma modulators, IEEE Trans. Circuits Syst. II, 46(6), 661–676 (1999)CrossRefGoogle Scholar
  9. 9.
    G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A 20-mW 640-MHz CMOS continuous-time SD ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB, IEEE J. Solid-State Circuits, 41(12), 2641–2649 (2006)CrossRefGoogle Scholar
  10. 10.
    S. Paton, A.D. Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, M. Clara, A 70-mW 300-MHz CMOS continuous-time S D ADC with 15-MHz bandwidth and 11 bits of resolution, IEEE J. Solid-State Circuits, 39(7), 1056–1063 (2004)CrossRefGoogle Scholar
  11. 11.
    X. Chen, Y. Wang, Y. Fujimoto, P. Lore, Y. Kanazawa, J. Steensgaard, G.C. Temes, A 18 mW CT DS modulator with 25 MHz bandwidth for next generation wireless applications, in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Jose, Sep. 2007, pp. 73–76Google Scholar
  12. 12.
    R. Schreier, G.C. Temes, Understanding Delta-Sigma Data Converters (Wiley, New York, 2004)CrossRefGoogle Scholar
  13. 13.
    J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion DS ADC topology, Electron. Lett., 37(12), 737–738 (2001)CrossRefGoogle Scholar
  14. 14.
    A.A. Hamoui, K.W. Martin, High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling DS ADCs for broadband applications, IEEE Trans. Circuits Syst. I, Reg. Papers, 51(1), 72–85 (2004)CrossRefGoogle Scholar
  15. 15.
    K.C.-H. Chao, S. Nadeem, W.L. Lee, C.G. Sodini, A higher order topology for interpolative modulators for oversampling A/D converters, IEEE Trans. Circuits Syst., 37(3), 309–318 (1990)CrossRefGoogle Scholar
  16. 16.
    R.W. Adams, P.F. Ferguson, A. Ganesan, S. Vincelette, A. Volpe, R. Libert, Theory and practical implementation of a fifth-order sigma-delta A/D converter, J. Audio Eng. Soc., 39(7/8), 515–528 (1991)Google Scholar
  17. 17.
    R. Schreier, An empirical study of high-order single-bit delta-sigma modulators, IEEE Trans. Circuits Syst. II, Analog Digit. Signal. Process., 40(8), 461–466 (1993)CrossRefGoogle Scholar
  18. 18.
    L. Risbo, Stability predictions for high-order S-D modulators based on quasilinear modeling, in Proc. IEEE ISCAS 1994, London, May 1994, vol. 5, pp. 361–364Google Scholar
  19. 19.
    Y. Fujimoto, Y. Kanazawa, P. Lo Re, M. Miyamoto, An 80/100 MS/s 76.3/70.1 dB SNDR DS ADC for digital TV receivers, in Proc. IEEE ISSCC Dig. Tech. Papers, San Francisco, Feb. 2006, pp. 76–77Google Scholar
  20. 20.
    K. Lee, G.C. Temes, Improved low-distortion DS ADC topology, in Proc. IEEE ISCAS 2009, Taipei, May 2009, pp. 1341–1344Google Scholar
  21. 21.
    K. Lee, M. Bonu, G.C. Temes, Enhanced split-architecture delta-sigma ADC, Electron. Lett., 42(13), 737–738 (2006)CrossRefGoogle Scholar
  22. 22.
    K. Lee, M. Bonu, G.C. Temes, Noise-coupled delta-sigma ADCs, Electron. Lett., 42(24), 1381–1382 (2006)CrossRefGoogle Scholar
  23. 23.
    K. Lee, G.C. Temes, Enhanced split-architecture delta-sigma ADC, in Proc. IEEE ICECS 2006, Nice, Dec. 2006, pp. 427–430Google Scholar
  24. 24.
    K. Lee, G.C. Temes, F. Maloberti, Noise-coupled multi-cell delta-sigma ADCs, in Proc. IEEE ISCAS 2007, New Orleans, May 2007, pp. 249–252Google Scholar
  25. 25.
    K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, G.C. Temes, A noise-coupled time-interleaved delta-sigma ADC with 4.2 MHz bandwidth, −98 dB THD, and 79 dB SNDR, IEEE J. Solid-State Circuits, 43(12), 2601–2612 (2008)CrossRefGoogle Scholar
  26. 26.
    K. Lee, M.R. Miller, G.C. Temes, An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and −98 dB THD, IEEE J. Solid-State Circuits, 44(8), 2202–2111 (2009)CrossRefGoogle Scholar
  27. 27.
    R. Schreier, Y. Yang, Stability tests for single-bit sigma-delta modulators with second-order FIR noise transfer functions, in Proc. IEEE ISCAS 1992, San Diego, May 1992, vol. 3, pp. 1316–1319Google Scholar
  28. 28.
    J. Li, G.-C. Ahn, D.-Y. Chang, U.-K. Moon, A 0.9 V 12 mW 5 MSPS algorithmic ADC with 77 dB SFDR, IEEE J. Solid-State Circuits, 40(4), 960–969 (2005)CrossRefGoogle Scholar
  29. 29.
    J. McNeill, M. Coln, B. Larivee, “Split-ADC” Architecture for Deterministic Digital Background Calibration of a 16b 1MS/s ADC, IEEE ISSCC Dig. Tech. Papers, San Francisco, Feb. 2005, pp. 276–278Google Scholar
  30. 30.
    S. Pamarti, A theoretical study of the quantization noise in split delta-sigma ADCs, IEEE Trans. Circuits Syst. I, Reg. Papers, 55(5), 1267–1278 (2008)CrossRefMathSciNetGoogle Scholar
  31. 31.
    N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems, IEEE Trans. Circuits Syst. I, Reg. Papers, 48(3), 261–271 (2001)CrossRefGoogle Scholar
  32. 32.
    C.S.G. Conroy, D.W. Cline, P.R. Gray, An 8b 85MS/s parallel pipeline A/D converter in 1 mm CMOS, IEEE J. Solid-State Circuits, 28(4), 447–455 (1993)Google Scholar
  33. 33.
    W.C. Black Jr., D.A. Hodges, Time interleaved converter arrays, IEEE J. Solid-State Circuits, 15(12), 1022–1029 (1980)CrossRefGoogle Scholar
  34. 34.
    K.C. Dyer, D. Fu, S.H. Lewis, P.J. Hurst, An analog background calibration technique for time-interleaved analog-to-digital converters, IEEE J. Solid-State Circuits, 33(12), 1912–1919 (1998)CrossRefGoogle Scholar
  35. 35.
    D. Fu, K.C. Dyer, S.H. Lewis, P.J. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE J. Solid-State Circuits, 33(12), 1904–1911 (1998)CrossRefGoogle Scholar
  36. 36.
    E. Fogleman, J. Welz, I. Galton, An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC, in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Orlando, Sep. 2000, pp. 17–20Google Scholar
  37. 37.
    M. Dessouky, A. Kaiser, Very low-voltage digital-audio DS modulator with 88-dB dynamic range using local switch bootstrapping, IEEE J. Solid-State Circuits, 36(3), 349–355 (2001)CrossRefGoogle Scholar
  38. 38.
    I. Mehr, D. Dalton, A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications, IEEE J. Solid-State Circuits, 34(7), 912–920 (1999)CrossRefGoogle Scholar
  39. 39.
    I. Mehr, L. Singer, A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC, IEEE J. Solid-State Circuits, 35(3), 318–325 (2000)CrossRefGoogle Scholar
  40. 40.
    R.T. Baird, T.S. Fiez, Linearity enhancement of multibit DS A/D and D/A converters using data weighted averaging, IEEE Trans. Circuits Syst. II, Analog Digit. Signal. Process., 42(12), 753–762 (1995)CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media B.V. 2011

Authors and Affiliations

  • Kyehyung Lee
    • 1
  • Gabor C. Temes
    • 2
  1. 1.Conexant SystemsCAUSA
  2. 2.Oregon State UniversityORUSA

Personalised recommendations