Skip to main content
SpringerLink
Log in
Book cover

Model Reduction for Circuit Simulation pp 149–161Cite as

Network Reduction by Inductance Elimination

  • Chapter
  • First Online:

  • 1391 Accesses

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 74))

Abstract

A new approach to model order reduction of passive linear circuits is proposed. It is based on the successive elimination of small inductances. Simultaneously with the inductance removal additional capacitances are connected to neighboring branches to provide first order accuracy of the reduced transfer functions. The passivity of the reduced circuit is easily verified. The proposed approach can be applied jointly with the widely used node elimination algorithm TICER.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Kamon, M., Marques, N., Massoud, Y., Silveira, L., White, J.: Interconnect analysis: from 3D structures to circuit models. In: IEEE/ACM design automation conference, pp. 910–914, New Orleans (1999)

    Google Scholar 

  2. Sheehan, B.N.: TICER: Realizable reduction of extracted RC circuits. In: Proceedings of International Conference on Computer-Aided Design, pp. 200-203, San Jose (1999)

    Google Scholar 

  3. Sheehan, B.N.: Realizable reduction of RC networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(8), 1393–1407 (2007)

    Article  Google Scholar 

  4. Heres, P., Schilders, W.: Reduced order modelling—methods and constraints. Math. Ind. 5, 205–211 (2004)

    Google Scholar 

  5. Amin, C.S., Chowdhury, M.H., Ismail, Y.I.: Realizable reduction of interconnect circuits including self and mutual inductances. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(2), 271 - 277 (2005)

    Article  Google Scholar 

  6. Sheehan, B.N.: Branch merge reduction of RLCM networks. In: Proceedings of International Conference of Computer-Aided Design, pp. 658–664, San Jose (2003).

    Google Scholar 

  7. Rong, J., Chen, C.C.-P.: Realizable reduction for electromagnetically coupled RLMC interconnects. In: Proceedings of Design, Automation and Test in Europe Conference 12, 1400–1401 (2004)

    Google Scholar 

  8. Qin, Z., Cheng, C-K.: Realizable parasitic reduction using generalized Y-δ transformation. In: Proceedings of IEEE/ACM Design Automation Conference, pp. 220–225, Anaheim (2003)

    Google Scholar 

  9. Zuochang, Y., Vasilyev, D., Zhenhai, Z., Phillips, J. R.: Sparse Implicit Projection (SIP) for reduction of general many-terminal networks. In: Proceedings of International Conference on Computer-Aided Design, pp. 736–743, San Jose (2008)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IPPM RAS, 3 Sovetskaya, Moscow, Russia

    Mark M. Gourary, Sergey G. Rusakov, Sergey L. Ulyanov & Michael M. Zharov

Authors
  1. Mark M. Gourary
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sergey G. Rusakov
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sergey L. Ulyanov
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Michael M. Zharov
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sergey G. Rusakov .

Editor information

Editors and Affiliations

  1. Inst. Dynamics of Complex Techn. Systems, Max Planck Institute, Sandtorstrasse 1, Magdeburg, 39106, Germany

    Peter Benner

  2. , Fachbereich Mathematik, Universität Hamburg, Bundesstr. 55, Hamburg, 20146, Germany

    Michael Hinze

  3. , Dept. Mathematics & Comp. Sci., Eindhoven University of Technology, P.O.Box 513, Den Dolech 2, HG 8.02, Eindhoven, 5600 MB, Netherlands

    E. Jan W. ter Maten

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Gourary, M.M., Rusakov, S.G., Ulyanov, S.L., Zharov, M.M. (2011). Network Reduction by Inductance Elimination. In: Benner, P., Hinze, M., ter Maten, E. (eds) Model Reduction for Circuit Simulation. Lecture Notes in Electrical Engineering, vol 74. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-0089-5_8

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-0089-5_8

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-0088-8

  • Online ISBN: 978-94-007-0089-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation