Mapping a Telecommunication Application on a Multiprocessor System-on-Chip

Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 73)

Abstract

The particular form of the task graph of many telecommunication applications permits a high level of coarse grained parallelism. We consider a classification application on a telecommunication oriented multiprocessor system-on-chip (MP-SoC) platform. The hardware architecture hosting this type of application contains many programmable processors and dedicated hardware coprocessors, sharing the same address space. Inter-task communications are implemented via Multi-Writer Multi-Reader (MWMR) channels placed in shared-memory. To meet the strict requirements of this type of application, several performance bottlenecks have to be overcome. We show how our tool DSX (Design Space Explorer) helps to analyze these bottlenecks and outline the perspectives for further improvement.

Keywords

Hardware/software codesign Taskgraph Kahn Process Network 

References

  1. 1.
    Thiele L, Chakraborty S, Gries M, Künzli S (2002) Design space exploration of network processor architectures. In: 1st workshop on network processors at the 8th international symposium on high-performance computer architecture (HPCA8), Cambridge, MA, USA, pp 30–41 Google Scholar
  2. 2.
    Faure E (2007) Communications matérielles-logicielles dans les systèmes sur puce orientés télécommunication (HW/SW communications in telecommunication oriented MPSoC). PhD thesis. Université Pierre et Marie Curie Google Scholar
  3. 3.
    Genius D, Faure E, Pouillon N (2007) Deploying a telecommunication application on multiprocessor systems-on-chip. In: Design and architectures for signal and image processing (DASIP) Google Scholar
  4. 4.
    Paulin P, Pilkington C, Bensoudane E (2002) StepNP: a system-level exploration platform for network processors. IEEE Des Test Comput 19(6):17–26 CrossRefGoogle Scholar
  5. 5.
    Drake M, Hoffman H, Rabbah R, Amarasinghe S (2006) MPEG-2 decoding in a stream programming language. In: International parallel and distributed processing symposium, Rhodes Island, Greece Google Scholar
  6. 6.
    Buck JT, Ha S, Lee EA, Messerschmitt DG (2002) Ptolemy: a framework for simulating and prototyping heterogeneous systems. In: Readings in hardware/software co-design. Kluwer Academic, Norwell, pp 527–543 CrossRefGoogle Scholar
  7. 7.
    Kahn G (1974) The semantics of a simple language for parallel programming. In: Rosenfeld JL (ed) Information processing ’74. North-Holland, New York, pp 471–475. Google Scholar
  8. 8.
    de Kock EA, Smits WJM, van der Wolf P, Brunel J-Y, Kruijtzer WM, Lieverse P, Vissers KA, Essink G (2000) YAPI: application modeling for signal processing systems. In: Proceedings of the 37th conference on design automation (DAC-00). ACM/IEEE, New York, pp 402–405 Google Scholar
  9. 9.
    Brunel J-Y, Kruijtzer WM, Kenter HJJN, Pétrot F, Pasquier L, de Kock EA, Smits WJM (2000) COSY communication IPs. In: Proceedings of the 37th conference on design automation. ACM/IEEE, New York, pp 406–409 Google Scholar
  10. 10.
    van der Wolf P, Lieverse P, Goel M, La Hei D, Vissers KA (1999) A MPEG-2 decoder case study as a driver for a system level design methodology. In: CODES ’99: proceedings of the 7th international workshop on hardware/software codesign. ACM Press, New York, pp 33–37 CrossRefGoogle Scholar
  11. 11.
    Augé I, Pétrot F, Donnet F, Gomez P (2005) Platform-based design from parallel C specifications. IEEE Trans Comput-Aided Des Integr Circuits Syst 24(12):1811–1826 CrossRefGoogle Scholar
  12. 12.
    Faure E, Greiner A, Genius D (2006) A generic hardware/software communication mechanism for Multi-Processor System on Chip, targeting telecommunication applications. In: ReCoSoC ’06: proceedings of the 2006 conference on reconfigurable communication-centric SoCs. Univ. Montpellier II, Montpellier, pp 237–242 Google Scholar
  13. 13.
    Erbas C, Cerav-Erbas S, Pimentel AD (2006) Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Trans Evol Comput 10(3):358–374 CrossRefGoogle Scholar
  14. 14.
    SoCLib Consortium. Projet SoCLib: plate-forme de modélisation et de simulation de systèmes intégrés sur puce (The SoCLib project: an integrated system-on-chip modelling and simulation platform). http://www.soclib.fr
  15. 15.
    Nikolov H, Stefanov T, Deprettere E (2008) Systematic and automated multiprocessor system design, programming, and implementation. IEEE Trans Comput-Aided Des Integr Circuits Syst 27(3):542–555 CrossRefGoogle Scholar
  16. 16.
    Parks TM (1995) Bounded scheduling of process networks. PhD thesis. University of California at Berkeley, CA, USA Google Scholar
  17. 17.
    Becoulet A (2010) Définition et réalisation d’un exo-noyau pour architectures multiprocesseurs hétérogènes à mémoire partagée (Definition and realization of an exo-kernel for heterogeneous shared-memory architectures). PhD thesis. Université Pierre et Marie Curie Google Scholar
  18. 18.
    Pouillon N, Becoulet A, Vieira de Mello A, Pêcheux F, Greiner A (2009) A generic instruction set simulator API for timed and untimed simulation and debug of MP2-socs. In: IEEE international workshop on rapid system prototyping. IEEE Comput. Soc., Los Alamitos, pp 116–122 Google Scholar
  19. 19.
    VSI Alliance (2000) Virtual component interface standard (OCB 2 2.0) Google Scholar
  20. 20.
    Comer D (2003) Network system design using network processors. Prentice Hall, New York Google Scholar
  21. 21.
    Tanenbaum A (1995) Distributed operating systems. Prentice Hall, New York, pp 169–185 Google Scholar
  22. 22.
    Pouillon N, Greiner A (2007) DSX: un outil d’exploration architecturale efficace pour systèmes multi-processeurs intégrés sur puce (DSX: an efficient design space exploration tool for MPSoC). In: Colloque GDR SoC. https://www-asim.lip6.fr/trac/dsx
  23. 23.
    Python Software Foundation: Python programming language. http://www.python.org
  24. 24.
    Buchmann R, Pétrot F, Greiner A (2004) Fast cycle accurate simulator to simulate event-driven behavior. In: Proceeding of the 2004 international conference on electrical, electronic and computer engineering (ICEEC’04), Cairo, Egypt. IEEE Comput. Soc., Los Alamitos, pp 35–39 CrossRefGoogle Scholar
  25. 25.
    Greiner A, Pétrot F, Carrier M, Benabdenbi M, Chotin-Avot R, Labayrade R (2006) Mapping an obstacles detection, stereo vision-based, software application on a multi-processor system-on-chip. In: IEEE intelligent vehicles symposium, Tokyo, Japan. IEEE Comput. Soc., Los Alamitos, pp 370–376 Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2011

Authors and Affiliations

  • Daniela Genius
    • 1
  • Etienne Faure
    • 1
  • Nicolas Pouillon
    • 1
  1. 1.SoC DepartmentLIP6Paris CedexFrance

Personalised recommendations