Design for Robustness

  • Smita  Krishnaswamy
  • Igor L. Markov
  • John P. Hayes
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 115)


We develop several design techniques to improve circuit SER with low area and performance overhead. Our techniques are based on the careful analysis of the interplay between signal probability, observability, and masking mechanisms. The first technique, called SiDeR, involves finding logical implications between signals, using logic simulation signatures to reduce SER. In our second technique, several alternate non-redundant realizations of the same subcircuit are assessed for global SER improvement, and selected based on an objective function that accounts for both SER and area. Our third technique selects gates to harden or replicate by accounting for errors propagating through the gate. Our fourth technique takes advantage of improvements in timing masking, by relocating gates physically to minimize their error-latching windows. The last technique is a form of register retiming that minimizes the probability that soft errors are propagated to a primary output. Our results generally show significant and low-cost improvements in SER.


  1. 1.
    von Neumann J (1956) Probabilistic logics and synthesis of reliable organisms from unreliable components. In: Shannon CE, McCarthy J (eds) Automata studies. Princeton University Press, Princeton, pp 43–98Google Scholar
  2. 2.
    Krishnaswamy S, Plaza SM, Markov IL, Hayes JP (2007) Enhancing design robustness with reliability-aware resynthesis and logic simulation. In: Proceedings of ICCAD, pp 149–154Google Scholar
  3. 3.
    Krishnaswamy S, Markov IL, Hayes JP (2008) On the role of timing masking in reliable logic circuit design. In: Proceedings of DAC, pp 924–929Google Scholar
  4. 4.
    Krishnaswamy S, Plaza SM, Markov IL, Hayes JP (2009) Signature-based SER analysis and design of logic circuits, IEEE Trans Comput Aided Des 28(1):74–86Google Scholar
  5. 5.
    Brand D (1993) Verification of large synthesized designs. In: Proceedings of ICCAD, pp 534–537Google Scholar
  6. 6.
    Plaza S, Chang KH, Markov I, Bertacco V (2007) Node mergers in the presence of don’t cares. In: Proceedings of ASP-DAC, pp 414–419Google Scholar
  7. 7.
    Mohanram K (2005) Simulation of transients caused by single-event upsets in combinational logic. In: Proceedings of ITC, pp 973–982Google Scholar
  8. 8.
    Mishchenko A, Chatterjee S, Brayton R (2006) DAG-aware AIG rewriting: a fresh look at combinational logic synthesis. In: Proceedings of DAC, pp 532–535Google Scholar
  9. 9.
    Berkeley logic synthesis and verification group. ABC: a system for sequential synthesis and verification.
  10. 10.
    Borkar S et al (2003) Parameter variations and impact on circuits and microarchitecture. In: Proceedings of DAC, pp 328–342Google Scholar
  11. 11.
    Heidel DF et al (2008) Alpha-particle induced upsets in advanced CMOS circuits and technology. IBM J Res Dev 52(3):225–232CrossRefGoogle Scholar
  12. 12.
    Leiserson CE, Saxe JB (1991) Retiming synchronous circuitry. Algorithmica 6:5–35MathSciNetMATHCrossRefGoogle Scholar
  13. 13.
    Dey S, Chakradhar ST (1994) Retiming sequential circuits to enhance testability. In: Proceedings of VTS, pp 25–28Google Scholar
  14. 14.
    Das DK, Bhattacharya BB (1996) Does retiming affect redundancy in sequential circuits?. In: Proceedings of VLSID, pp 260–263Google Scholar
  15. 15.
    Yotsuyanagi H, Kajihara S, Kinoshita K (1995) Synthesis for testability by sequential redundancy removal using retiming. In: Proceedings of FTCS, pp 33–40Google Scholar
  16. 16.
    Hayes JP, Polian I, Becker B (2007) An analysis framework for transient-error tolerance. In: Proceedings of VTS, In, pp 249–255Google Scholar
  17. 17.
    Miskov-Zivanov N, Marculescu D (2006) MARS-C: modeling and reduction of soft errors in combinational circuits. In: Proceedings of DAC, pp 767–772Google Scholar
  18. 18.
    Hachtel GD, Macii E, Pardo A, Somenzi F (1996) Markovian analysis of large finite state machines. IEEE Trans Comput Aided Des 15:1479–1493CrossRefGoogle Scholar
  19. 19.
    Mohanram K, Touba NA (2003) Partial error masking to reduce soft error failure rate in logic circuits. In: Proceedings of DFT, pp 433–440Google Scholar
  20. 20.
    Alpert CJ, Devgan A, Kashyap C (2000) A two moment RC delay metric for performance optimization. In: Proceedings of ISPD, pp 69–74Google Scholar
  21. 21.
    Chu C, Wong YC (2005) Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design. In: Proceedings of ISPD, pp 28–35Google Scholar
  22. 22.
    Caldwell A, Kahng A, Markov I (2000) Can recursive bisection alone produce routable placements?. In: Proceedings of DAC, pp 693–698Google Scholar
  23. 23.
    UMICH physical design tools.
  24. 24.
    ILOG Cplex: high-performance software for mathematical programming and optimization.

Copyright information

© Springer Science+Business Media Dordrecht 2013

Authors and Affiliations

  • Smita  Krishnaswamy
    • 1
  • Igor L. Markov
    • 2
  • John P. Hayes
    • 2
  1. 1.Department of Biological SciencesColumbia UniversityNew YorkUSA
  2. 2.CSE Division, Department of EECSUniversity of MichiganAnn ArborUSA

Personalised recommendations