Skip to main content

CMOS SOI Technology for WPAN: Application to 60 GHZ LNA

  • Chapter
  • First Online:
Emerging Technologies and Circuits

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 66))

Abstract

This chapter discusses the design of a 60 GHz Low Noise Amplifier (LNA) using a standard low power SOI CMOS process from ST Microelectronics. First, we outline the technology as well as the mm-wave design challenges. Using recent work on Coplanar Waveguide (CPW) modeling, we describe how it’s possible to use parametric, 3D electromagnetic simulation to complete or replace analytical models of on-chip passive devices. A short description of the transistor model is also provided. Finally, we discuss the details of the LNA design and show how the simulation results compare to the measurements.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. F. Gianesello et al., State of the art integrated millimeter wave passive components and circuits in advanced thin SOI CMOS technology on high resistivity substrate. IEEE SOI Conference Proceedings (Oct. 2005) pp 52–53

    Google Scholar 

  2. A. Siligaris, G. Dambrine, D. Schreurs, F. Danneville, A new empirical nonlinear model for sub-250 nm channel MOSFET. IEEE Microwave and Wireless Components Letters 13(10), 449–451 (Oct. 2003)

    Article  Google Scholar 

  3. A. Siligaris, G. Dambrine, D. Schreurs, F. Danneville, 130-nm Partially depleted SOI MOSFET nonlinear model including the kink effect for linearity properties investigation. IEEE Transaction on Electron Devices 52(12), 2809–2812 (Dec. 2005)

    Article  Google Scholar 

  4. Siligaris et al. CPW and discontinuities modeling for circuit design up to 110 GHz in SOI CMOS technology. IEEE Radio Frequency Integrated Circuits (RFIC)Symposium Proceedings (June 2007), pp 295–298

    Google Scholar 

Download references

Acknowledgments

AcknowledgementThe authors wish to acknowledge ST microelectronics for circuit fabrication and MC2 technologies for measurement support.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to A. Siligaris .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Siligaris, A., Mounet, C., Reig, B., Vincent, P., Michel, A. (2010). CMOS SOI Technology for WPAN: Application to 60 GHZ LNA. In: Amara, A., Ea, T., Belleville, M. (eds) Emerging Technologies and Circuits. Lecture Notes in Electrical Engineering, vol 66. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9379-0_9

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9379-0_9

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9378-3

  • Online ISBN: 978-90-481-9379-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics