Abstract
The context of this chapter is the dynamic assertion-based verification (ABV) of TLM SystemC models. We have developed a methodology for checking temporal properties during the SystemC simulation. The assertions are expressed in the PSL language, including the possibility to use its modeling layer, and the method supports timed as well as untimed TLM descriptions. It is implemented in a prototype tool called ISIS. We describe its principles and technical characteristics, and we report various experimental results.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
This work is partly supported by the French projects SFINCS (ANR) and SoCKET (FCE).
- 2.
The grammar given in the PSL reference manual only specifies that a verification unit can contain HDL declarations and statements as well as assertions. In order to avoid any confusion during parsing, we have chosen special keywords to introduce declarations and statements.
References
K.M. Chandy, J. Misra, Parallel Program Design: A Foundation (Addison-Wesley, Boston, MA, 1988)
A. Dahan, D. Geist, L. Gluhovsky, D. Pidan, G. Shapir, Y. Wolfsthal, L.Benalycherif, R. Kamdem, Y. Lahbib, Combining system level modeling with assertion based verification, in Proceedings of the ISQED’2005, 2005
W. Ecker, V. Esen, M. Hull, Execution semantics and formalisms for multi-abstraction TLM assertions, in Proceedings of the MEMOCODE’06, 2006
W. Ecker, V. Esen, M. Hull, Implementation of a transaction level assertion framework in SystemC, in Proceedings of the DATE’07, 2007
H. Foster, A. Krolnik, D. Lacey, Assertion-Based Design (Kluwer, Dordrecht (NL), 2003)
P. Gerin, X. Guérin, F. Pétrot, Efficient implementation of native software simulation for MPSoC, in Proceedings of the DATE’08, 2008, pp. 676–681
R. Goering, Transaction models offer new deal for EDA. EETimes, 2006, http://www.eetimes.com/showArticle.jhtml?articleID=181503693
A. Habibi, S. Tahar, Design and verification of SystemC transaction level models. IEEE Trans. VLSI Syst. 14(1) (2006), 57–68
J. Horgan, Assertion based verification. EDACafe Weekly, 2004, http://www10.edacafe.com/nbc/articles/view_weekly.php?articleid=209195
IEEE Std 1666–2005, IEEE Standard SystemC Language Reference Manual. IEEE, 2005
IEEE Std 1850–2005, IEEE Standard for Property Specification Language (PSL). IEEE, 2005
D. Karlsson, P. Eles, Z. Peng, Formal verification of SystemC designs using a Petri-net based representation, in Proceedings of the DATE’2006, 2006
A. Kasuya, T. Tesfaye, Verification methodologies in a TLM-to-RTL design flow, in Proceedings of the DAC’07, 2007
W. Klingauf, M. Burton, R. Günzel, U. Golze, Why we need standards for transaction-level modeling. SOC Central, 2007
Y. Lahbib, Extension of assertion-based verification approaches for the verification of SystemC SoC models. PhD thesis, University of Monastir (Tunisia), 2006
J. Long, A. Seawright, Synthesizing SVA local variables for formal verification, in Proceedings of the DAC’07, 2007
K. Morin-Allory, D. Borrione, Proven correct monitors from PSL specifications, in Proceedings of the DATE’2006, 2006
M. Moy, F. Maraninchi, L. Maillet-Contoz, LusSy: an open tool for the analysis of systems-on-a-chip at the transaction level, in Design Automation for Embedded Systems, 2006
B. Niemann, C. Haubelt, Assertion-based verification of transaction level models, in Proceedings of the ITG/GI/GMM Workshop, 2006
L. Pierre, L. Ferro, A tractable and fast method for monitoring SystemC TLM specifications. IEEE Trans. Comput. 57(10) (2008), 1346–1356
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Ferro, L., Pierre, L. (2010). ISIS: Runtime Verification of TLM Platforms. In: Borrione, D. (eds) Advances in Design Methods from Modeling Languages for Embedded Systems and SoC’s. Lecture Notes in Electrical Engineering, vol 63. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9304-2_13
Download citation
DOI: https://doi.org/10.1007/978-90-481-9304-2_13
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9303-5
Online ISBN: 978-90-481-9304-2
eBook Packages: EngineeringEngineering (R0)