Advertisement

FPGA Updates and Programmability

  • Ted HuffmireEmail author
  • Cynthia Irvine
  • Thuy D. Nguyen
  • Timothy Levin
  • Ryan Kastner
  • Timothy Sherwood
Chapter

Abstract

This chapter explains the security issues related to the programmability of FPGAs. FPGAs have the ability to change part or all of their configuration during runtime in the field. This chapter also explains how to prevent attackers from exploiting these features.

Keywords

Covert Channel Physical Unclonable Function Cryptographic Hash Function Partial Reconfiguration Integrity Verification 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    R. Anderson, M. Kuhn, Tamper resistance: a cautionary note, in Proceedings of the Second USENIX Workshop on Electronic Commerce, Oakland, CA, November 1996 Google Scholar
  2. 2.
    K. Austin, Data security arrangements for semiconductor programmable devices. US Patent 5,388,157, February 1995 Google Scholar
  3. 3.
    M. Bellare, D. Micciancio, A new paradigm for collision-free hashing: incrementality at reduced cost, in Proceedings of Eurocrypt’97, Konstanz, Germany, May 1997 Google Scholar
  4. 4.
    B. Glas, A. Klimm, O. Sander, K. Müller-Glaser, J. Becker, A system architecture for reconfigurable trusted platforms, in Proceedings of the 2008 Conference on Design Automation and Test in Europe (DATE’08), Munich, Germany, March 2008 Google Scholar
  5. 5.
    J.A. Halderman, S.D. Schoen, N. Heninger, W. Clarkson, W. Paul, J.A. Calandrino, A.J. Feldman, J. Appelbaum, E.W. Felten, Lest we remember: cold boot attacks on encryption keys, in Usenix Security Symposium, San Jose, CA, July 2008 Google Scholar
  6. 6.
    S. Harper, R. Fong, P. Athanas, A versatile framework for FPGA field updates: an application of partial self-reconfiguration, in Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping, June 2003 Google Scholar
  7. 7.
    T. Huffmire, B. Brotherton, G. Wang, T. Sherwood, R. Kastner, Moats drawbridges: an isolation primitive for reconfigurable hardware based systems, in Proceedings of the 2007 IEEE Symposium on Security and Privacy, Oakland, CA, USA, May 2007 Google Scholar
  8. 8.
    A.B. Kahng, J. Lach, W.H. Mangione-Smith, S. Mantik, I.L. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 20(10), 1236–1252 (2001) CrossRefGoogle Scholar
  9. 9.
    T. Kean, Secure configuration of field programmable gate arrays, in Proceedings of the 11th International Conference on Field Programmable Logic and Applications (FPL’01), Belfast, UK, August 2001 Google Scholar
  10. 10.
    P. Lysaght, D. Levi, Of gates and wires, in Proceedings of the 18th International Parallel and Distributed Processing Symposium, Santa Fe, NM, April 2004 Google Scholar
  11. 11.
    E. Simpson, P. Schaumont, Offline HW/SW authentication for reconfigurable platforms, in Workshop on Cryptographic Hardware and Embedded Systems (CHES), Lausanne, Switzerland, September 2006 Google Scholar
  12. 12.
    S. Skorobogatov, Low temperature data remanence in static RAM, Cambridge University Technical Report UCAM-CL-TR-536, ISSN 1476-2986, June 2002 Google Scholar
  13. 13.
    G.E. Suh, S. Devadas, Physical unclonable functions for device authentication and secret key generation, in Design Automation Conference (DAC), San Diego, CA, June 2007 Google Scholar
  14. 14.
    G.E. Suh, B. Gassend, M. van Dijk, S. Devedas, Efficient memory integrity verification and encryption for secure processors, in Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO-36), San Diego, CA, December 2003 Google Scholar
  15. 15.
    S. Trimberger, Method and apparatus for protecting proprietary configuration data for programmable logic. US Patent 6,654,889, 2003 Google Scholar
  16. 16.
    T. Tuan, T. Strader, S. Trimberger, Analysis of data remanence in a 90 nm FPGA, in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), San Jose, CA, September 2007 Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2010

Authors and Affiliations

  • Ted Huffmire
    • 1
    Email author
  • Cynthia Irvine
    • 1
  • Thuy D. Nguyen
    • 1
  • Timothy Levin
    • 1
  • Ryan Kastner
    • 2
  • Timothy Sherwood
    • 3
  1. 1.Department of Computer ScienceNaval Postgraduate SchoolMontereyUSA
  2. 2.Dept. of Computer Science and Eng.University of California, San DiegoLa JollaUSA
  3. 3.Department of Computer ScienceUC, Santa BarbaraSanta BarbaraUSA

Personalised recommendations