Dependability Aspects Regarding the Cache Level of a Memory Hierarchy using Hamming Codes

  • O. Novac
  • St. Vari-Kakas
  • Mihaela Novac
  • Ecaterina Vladu
  • Liliana Indrie
Conference paper

Abstract

In this paper we will apply a SEC-DED code to the cache level of a memory hierarchy. From the category of SEC-DED (Single Error Correction Double Error Detection) codes we select the Hamming code. For correction of single-bit error we use a syndrome decoder, a syndrome generator and the check bits generator circuit.

Keywords

Memory Hierarchy Cache Memory Cache Level Intermittent Fault Dependability Aspect 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Notes

Acknowledgment

%“University of Oradea”, Department of Computers, Faculty of Electrical Engineering and Information Technology, Oradea, Romania,

%%“University of Oradea”, Department of Electrotechnics, Measurements and using of Electrical Energy, Faculty of Electrical Engineering and Information Technology, Oradea, Romania.

References

  1. [1]
    David A. Paterson, John L. Henessy – “Computer architecture. a quantitative approach”, Morgan Kaufmann Publishers, Inc. 1990-1996.Google Scholar
  2. [2]
    Ovidiu Novac, Gordan M, Novac M., Data loss rate versus mean time to failure in memory hierarchies. Advances in Systems, Computing Sciences and Software Engineering, Proceedings of the CISSE’05, Springer, pp. 305-307, University of Bridgeport, USA, 2005.Google Scholar
  3. [3]
    Ovidiu Novac, Vladutiu M, St. Vari Kakas, Novac M., Gordan M., A Comparative Study Regarding a Memory Hierarchy with the CDLR SPEC 2000 Simulator, Innovations and Information Sciences and Engineering,Proceedings of the CISSE’06, University of Bridgeport, Springer, pp. 369-372, USA, 2006.Google Scholar
  4. [4]
    Ooi, Y., M. Kashimura, H. Takeuchi, and E. Kawamura, Fault-tolerant architecture in a cache memory control LSI, IEEE J. of Solid-State Circuits, Vol. 27, No. 4, pp. 507-514, April 1992.CrossRefGoogle Scholar
  5. [5]
    Philip P. Shirvani and Edward J. McCluskey, “PADded cache: a new fault-tolerance technique for cache memories”, Computer Systems Laboratory, Technical Report No. 00-802, Stanford University, Stanford, California, December 2000.Google Scholar
  6. [6]
    T.R.N. Rao, E. Fujiwara,”Error-Control Coding for Computer Systems ”, Prentice Hall International Inc., Englewood Cliffs, New Jersey, USA, 1989Google Scholar
  7. [7]
    Ovidiu Novac, Şt. Vari-Kakas, O. Poszet „Aspects Regarding the use of Error Detecting and Error Corecting Codes in Cache Memories”, EMES’07, University of Oradea, 2007Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2010

Authors and Affiliations

  • O. Novac
    • 1
  • St. Vari-Kakas
    • 1
  • Mihaela Novac
    • 1
  • Ecaterina Vladu
    • 1
  • Liliana Indrie
    • 2
  1. 1.Faculty of Electrical Engineering and Information TechnologyUniversity of OradeaOradeaRomania
  2. 2.Faculty of Textiles and LeatherworksUniversity of OradeaOradeaRomania

Personalised recommendations