Motion Estimation Algorithm Using One-Bit-Transform with Smoothing and Preprocessing Technique

  • Wai Chong ChiaEmail author
  • Li Wern Chew
  • Li-Minn Ang
  • Kah Phooi Seng
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 52)


A high performance 2D one-bit-transform (1BT) motion estimation algorithm with smoothing and preprocessing (S + P) is introduced in this paper. The 1BT technique is used to transform an 8-bit image into a 1-bit representation image (1BT image). In the 1BT motion estimation algorithm, the 8-bit current frame (c frame) and reference frame (p frame) are first transformed into their 1BT image respectively, before calculating the Sum of Absolute Difference (SAD) and performing the search operations using the Full Search Block Matching Algorithm (FSBMA). In our proposed algorithm, a smoothing threshold (ThresholdS) is incorporated into the filtering kernel, which is used to perform the transformation from 8-bit image into the 1BT image. The smoothing technique can greatly reduce the scattering noise created in the 1BT image. This will help to improve the accuracy when performing the search operations. After the transformation, the 1BT image for the c frame and p frame is divided into number of macroblocks. The macroblock in the c frame will be first compared to the macroblock at the same position in the p frame. If the SAD is below the preprocessing threshold (ThresholdP), the macroblock is considered to have negligible movement and search operation is not required. This preprocessing technique can greatly reduce the total number of search operations. Simulation results show that an improvement up to 0.65 dB, with reduction in search operation up to 95.07% is achieved. Overall, the proposed S + P technique is very suitable to be used in applications such as video conferencing and monitoring.


Full search block matching algorithm (FSBMA) Motion estimation One-bit-transform 


  1. 1.
    Do, V.L., & Yun, K.Y. (Aug 1998). A low-power VLSI architecture for full-search block-matching motion estimation algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 8(4), 393–398.CrossRefGoogle Scholar
  2. 2.
    Piguest, C. (2005). Low-power electronics design (pp. 36–15). CRC.Google Scholar
  3. 3.
    Sayood, K. (2005). Lossless compression handbook (pp. 407). Academic.Google Scholar
  4. 4.
    Li, R., Zeng, B., & Liou, M.L. (Aug 1994). A new three-step search algorithm for block motion estimation. IEEE Transactions on Circuit Systems and. Video Technology, 4(4), 438–442.CrossRefGoogle Scholar
  5. 5.
    Po, L.M., & Ma, W.C. (June 1996). A novel four-step search algorithm for fast block motion estimation. IEEE Transactions on Circuit Systems and Video Technology, 6(3), 313–317.CrossRefGoogle Scholar
  6. 6.
    Jain, J.R., & Jain, A.K. (Dec 1981). Displacement measurement and its application in interframe image coding. IEEE Transactions on Communication, COM-29(12), 1799–1808.CrossRefGoogle Scholar
  7. 7.
    Srinivasan, R., & Rao, K.R. (Aug 1985). Predictive coding based on efficient motion estimation. IEEE Transactions on Communication, COM-33(8), 888–896.CrossRefGoogle Scholar
  8. 8.
    Erturk, S. (Feb 2007). Multiplication-free one-bit transform for low-complexity bock-based motion estimation. IEEE Signal Processing Letter, 14(2), 109–112.CrossRefGoogle Scholar
  9. 9.
    Natarajan, B., Bhaskaran, V., & Konstantinides, K. (Aug 1997). Low-complexity block-based motion estimation via one-bit transforms. IEEE Transactions on Circuit Systems and Video Technology, 7(4), 702–706.CrossRefGoogle Scholar
  10. 10.
    Erturk, A., & Erturk, S. (Jul 2005). Two-bit transform for binary block motion estimation. IEEE Transactions on Circuits and Systems Video Technology, 15(7), 938–946.CrossRefGoogle Scholar
  11. 11.
    Feng, J., Lo, K.T., Mehrpour, H., Karbowiak, A.E. (1995). Adaptive block matching motion estimation algorithm using bit-plane matching. In IEEE International Conference on Image Processing (pp. 496–499). Washington, DC.Google Scholar
  12. 12.
    Mizukim, M.M., Desai, U.Y., Masaki, I., Chandrakasan, A. (1996). A binary block matching architecture with reduced power consumption and silicon area requirements. In IEEE ICASSP-96 (pp. 3248–3251), vol. 6. Atlanta.Google Scholar

Copyright information

© Springer Science+Business Media B.V. 2009

Authors and Affiliations

  • Wai Chong Chia
    • 1
    Email author
  • Li Wern Chew
    • 1
  • Li-Minn Ang
    • 1
  • Kah Phooi Seng
    • 1
  1. 1.School of Electrical and Electronic EngineeringThe University of NottinghamNottinghamMalaysia

Personalised recommendations