High-end applications have been designed for the MORPHEUS computing platform to fully demonstrate its potential as a high-performance reconfigurable architecture. These applications are characterized by demanding memory bandwidth requirements, as well as multiple processing stages that necessitate dynamic reconfiguration of the heterogeneous processing engines. Two hardware services have been specifically designed to meet these requirements. This Chapter first describes the unit responsible for reconfiguration of the various processing engines presented in Chapters 4–6 and the predictive method used to hide reconfiguration latencies. The second part of this Chapter describes a bandwidth-optimized DDR-SDRAM memory controller, which has been designed for the MORPHEUS platform and its Network On Chip interconnect in order to meet massive memory throughput requirements and to eliminate external memory bottlenecks.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Noguera, J. and Badia, R.M., Dynamic run-time HW/SW scheduling techniques for reconfig-urable architectures, Proceedings of the Tenth International Symposium on Hardware/Software Codesign, Estes Park, Colorado: ACM, 2002, pp. 205–210.
Huang, C. and Vahid, F., Dynamic coprocessor management for FPGA-enhanced compute platforms, Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Atlanta, GA, USA: ACM, 2008, pp. 71–78.
Resano, J., et al., Efficiently scheduling runtime reconfigurations, ACM Transactions on Design Automation of Electronic Systems, vol. 13, 2008, pp. 1–12.
Li, Z., Compton, K., and Hauck, S., Configuration caching management techniques for reconfigurable computing. In FCCM ‘00: Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.
Qu, Y., Soininen, J., and Nurmi, J., Improving the efficiency of run time reconfigurable devices by configuration locking, Proceedings of the Conference on Design, Automation and Test in Europe, Munich, Germany: ACM, 2008, pp. 264–267.
Yuan, M., He, X., and Gu, Z., Hardware/software partitioning and static task scheduling on runtime reconfigurable FPGAs using a SMT solver, Proceedings of the 2008 IEEE RealTime and Embedded Technology and Applications Symposium — Volume 00, IEEE Computer Society, 2008, pp. 295–304.
Heithecker, S., and Ernst, R., Traffic shaping for an FPGA-based SDRAM controller with complex QoS requirements, Proceedings of the 43rd Annual Design Automation Conference (DAC), 2005, pp. 575–578.
do Carmo Lucas, A., Heithecker, S., and Ernst, R., FlexWAFE — A high-end real-time stream processing library for FPGAs, Proceedings of the 44th Annual Design Automation Conference (DAC), 2007, pp. 916–921.
Whitty, S., and Ernst, R., A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architecture, Proceedings of the IEEE Parallel and Distributed Processing Symposium (IPDPS), 2008.
do Carmo Lucas, A., Sahlbach, H., Whitty, S., Heithecker, S. and Ernst, R., Application development with the FlexWAFE real-time stream processing architecture for FPGAs, ACM Transactions on Embedded Computing Systems, Special Issue on Configuring Algorithms, Processes and Architecture (CAPA), 2009.
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A., Spidergon: a novel on-chip communication network, Proceedings of the International Symposium on System-on-Chip, 2004, pp. 16–18.
Heithecker, S., do Carmo Lucas, A., and Ernst, R., A mixed QoS SDRAM controller for FPGA-based high-end image processing, Workshop on Signal Processing Systems Design and Implementation, 2003, TP.11.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media B.V
About this chapter
Cite this chapter
Guyetant, S., Chevobbe, S., Whitty, S., Sahlbach, H., Ernst, R. (2009). The Hardware Services. In: Voros, N.S., Rosti, A., Hübner, M. (eds) Dynamic System Reconfiguration in Heterogeneous Platforms. Lecture Notes in Electrical Engineering, vol 40. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-2427-5_7
Download citation
DOI: https://doi.org/10.1007/978-90-481-2427-5_7
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-2426-8
Online ISBN: 978-90-481-2427-5
eBook Packages: EngineeringEngineering (R0)