Skip to main content

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 40))

  • 406 Accesses

MORPHEUS accelerators programs are process compositions working on local memories. They produce instruction level parallelism and concurrent memory accesses. Spatial design is a middleware between high level compilers and circuits mapped on the accelerators. Its core is a model for process code used by high level development tools and for synthesis on heterogeneous targets. The framework also ensures system performance by overlapping communications and computations.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. C. A. R. Hoare ed., Developments in Concurrency and Communications, Addison-Wesley, Longman Publishing Co., Inc., Boston, MA, USA 1990.

    Google Scholar 

  2. S. Yazdani, Concurrent coordinated shared memory accers for reconfigurable multimedia accelerators. PhD thesis. Université de Brest, France 2008.

    Google Scholar 

  3. A. Plantec, Exploitation de la norme STEP pour la spécification et la mise en oeuvre de générateurs de code, Ph.D. Thesis (in French), Université de Rennes 1 and UBO, 1999.

    Google Scholar 

  4. F. Campi et al., A dynamically adaptive DSP for heterogeneous reconfigurable platforms, Proceedings of the Design Automation and Test (DATE), 2007.

    Google Scholar 

  5. C. Mucci et al., Implementation of AES/Rijndael on a dynamically reconfigurable architecture,Proceedings of DATE 2007.

    Google Scholar 

  6. C. Mucci, Software tools for embedded reconfigurable processors, Ph.D. Thesis, University of Bologna, Italy, 2006.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V

About this chapter

Cite this chapter

Lagadec, L., Picard, D., Pottier, B. (2009). Spatial Design. In: Voros, N.S., Rosti, A., Hübner, M. (eds) Dynamic System Reconfiguration in Heterogeneous Platforms. Lecture Notes in Electrical Engineering, vol 40. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-2427-5_13

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-2427-5_13

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-2426-8

  • Online ISBN: 978-90-481-2427-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics