Skip to main content

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 381))

Abstract

An embedded architecture for high-speed data acquisition and display system is proposed for continuous data monitoring in real-time. In addition to this, a coherent averaging block is added as an IP core which average out the random noise of any signal under process. An analog to digital converter (ADC) AD9265 having maximum sampling speed of 125 MSPS is interfaced with the embedded system to digitize the signal. The entire embedded system has been implemented on FPGA using VIRTEX-II PRO device. The experimental results of the proposed work are flashed on the front panel of the LCD in real-time.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Xilinx Inc.: MicroBlaze Processor Reference Guide (2008)

    Google Scholar 

  2. Analog Devices: AD9265—16 bit high speed A/D converter (2010)

    Google Scholar 

  3. Kulkarni, O.C., Banerjee, S.: Implementation of high speed coherent averaging block for portable noninvasive blood glucose measurement system. In: International Conference on Communication, Computers and Devices (2010)

    Google Scholar 

  4. L. Multi-Inno Technology Co.: MI0283KT—LCD module specifications, pp. 1–23 (2008)

    Google Scholar 

  5. Papoulis, A.: Probability, Random Variables and Stochastic Processes, 3rd edn. McGraw-Hill Book Co., New York (1984)

    Google Scholar 

  6. Xilinx Inc.: LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11c) (2010)

    Google Scholar 

  7. Kalashnikov, A., Ivchenko, V., Challis, R.: VLSI architecture for repetitive waveform measurement with zero overhead averaging. In: IEEE International Workshop on Intelligent Signal Processing, pp. 334–339. Sept 2005

    Google Scholar 

Download references

Acknowledgments

The author wishes to thank Department of Information Technology, Govt. of India, New Delhi for their support through project.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Pradyut Kumar Sanki .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer India

About this paper

Cite this paper

Sanki, P.K. (2016). An FPGA-Based Embedded System for Real-Time Data Processing. In: Satapathy, S., Raju, K., Mandal, J., Bhateja, V. (eds) Proceedings of the Second International Conference on Computer and Communication Technologies. Advances in Intelligent Systems and Computing, vol 381. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2526-3_52

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2526-3_52

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2525-6

  • Online ISBN: 978-81-322-2526-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics