An Efficient On-Chip Implementation of Reconfigurable Continuous Time Sigma Delta ADC for Digital Beamforming Applications

  • Anjani Harsha Vardhini Palagiri
  • Madhavi Latha Makkena
  • Krishna Reddy Chantigari
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 381)


SONAR and RADAR makes use of multiple beamforming systems. A novel Onboard Digital Beamforming (DBF) system suitable for various applications is implemented with mixed signal design of Sigma Delta ADC architecture. FPGA is configured as a Reconfigurable On-chip Sigma Delta ADC and analyzed for a multichannel beamforming system with Spartan 6, Virtex 4, and Virtex 6 FPGA. With the architectural variation, major advantages can be seen in SONAR beamforming and similar array processing applications.


Sigma delta ADC SONAR Digital beamforming FPGA LVPECL 


  1. 1.
    Barton. P.: Digital beamforming for RADAR. In: IEE Proceedings, vol. 127, August 1980Google Scholar
  2. 2.
    Curtis, T., Ward, R.: Digital beamforming for SONAR systems. In: IEE Proceedings, vol. 127, August 1980Google Scholar
  3. 3.
    Allen, G.E., et al.: Real-time sonar beamforming on workstations using process networks and POSIX threads. IEEE Trans. Signal Process. 38(3), 921–926 (2000)CrossRefGoogle Scholar
  4. 4.
    Wedon, W.H.: Phased array digital beamforming hardware development at applied radar. In: IEEE International Symposium on Phased Array Systems and Technology, pp. 854–859, 2010Google Scholar
  5. 5.
    Seguin, E., Tessier, R., Knapp, E., Jackson, R.W.: A dynamically-reconfigurable phased array radar processing system. In: 21st International Conference on Field Programmable Logic and Applications, pp. 258–263 (2011)Google Scholar
  6. 6.
    Candy, J., Temes, G.: Oversampling methods for A/D and D/A conversion, in oversampling delta-sigma data converters. IEEE Press, New York (1992)Google Scholar
  7. 7.
    Schreier, R., Temes, G.C.: Understanding Delta-Sigma Data Converters. Wiley-Interscience, New York (2005)Google Scholar
  8. 8.
    Harsha Vardhini, P.A. Analysis on digital implementation of sigma-delta ADC with passive analog components. Int. J. Comput. Digital Syst. 2(2), 71–77 (2013)Google Scholar
  9. 9.
    Harsha Vardhini, P.A. et. al.: Optimum decimation and filtering for reconfigurable sigma delta ADC. Far East J. Electron. Commun. 11(2), 101–111Google Scholar

Copyright information

© Springer India 2016

Authors and Affiliations

  • Anjani Harsha Vardhini Palagiri
    • 1
  • Madhavi Latha Makkena
    • 2
  • Krishna Reddy Chantigari
    • 3
  1. 1.ECE DepartmentV.I.T.SHyderabadIndia
  2. 2.ECE DepartmentJNTUHyderabadIndia
  3. 3.Nalla Narsimha Reddy Group of InstitutionsHyderabadIndia

Personalised recommendations