Memristive Power Optimization of Non-volatile Seven Transistors Static Random Access Memory Cell

  • Atibhi JadonEmail author
  • Shyam Akashe
Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 166)


Starting from the consecutive properties of Memristor, researchers identify that using a non-linear element “Memristor” into the circuit, the power consumption of the design will be reduced to a great extent. Memristor acts as a conventional resistor, but it has a memory which stores data in the form of resistance. A new Seven Transistors (7T) based Static Random Access Memory (SRAM) cell using memristors is designed in this manuscript that provides low power as well as non-volatile functionality to the cell. Such hybrid CMOS-Memristor’s combination gives robustness, consistency and higher functionality to the CMOS subsystem. With the proposed 7T SRAM circuit, we observed that the Average Power (0.234 µW), Total Power (10.08 µW), Static Power (20.83 pW) and Dynamic Power (0.01 µW) are reduced over the conventional 7T SRAM circuits. Different low-power optimization tools and device modeling were discovered to make more accurate power consumption calculations. There will be a need of designing such devices which are essential for the VLSI circuit designers. Memristor verifies itself to be a strong contender for the growing demands of Low power and Portable applications. Simulation of the SRAM design has been done in a 45 nm CMOS environment with the help of Cadence Virtuoso tool, and the recorded results depicted the advantages of proposed design over the CMOS based SRAM cell.


Static Random Access Memory Memristor Device Static Random Access Memory Cell Pinch Hysteresis Loop Power Reduction Technique 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Singh J, Mathew J, Pradhan DK, Mohanty SP (2008) A subthreshold single ended I/O SRAM cell design for nanometer CMOS technologies. In: Proceedings of the IEEE international SOC conference. IEEE, Newport Beach, pp 243–246Google Scholar
  2. 2.
    Raj B, Saxena AK, Dasgupta S (2011) Nanoscale FinFET based SRAM cell design: analysis of performance metric, process variation, underlapped FinFET and temperature effect. IEEE Circuits Syst Mag 11(3):38–50CrossRefGoogle Scholar
  3. 3.
    Jha NK, Chen D (2011) Nanoelectronic circuit design. Springer, New York, p 290Google Scholar
  4. 4.
    Zhang Z, Delgado-Frias JG (2012) Carbon nanotube SRAM design with metallic CNT or removed metallic CNT tolerant approaches. IEEE Trans Nanotechnol 11(4):788–798CrossRefADSGoogle Scholar
  5. 5.
    Islam A, Hasan M (2012) A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell. Microelectron Reliab 52(2):405–411CrossRefGoogle Scholar
  6. 6.
    Chua L (1971) Memristor-the missing circuit element. IEEE Trans Circuit Theory 18(5):507–519CrossRefGoogle Scholar
  7. 7.
    Tetzlaff R, Schmidt T (2012) Memristors and memristive circuits—an overview. In: Proceedings of the IEEE international symposium on circuits and systems (ISCAS). IEEE, Seoul, pp 1590–1595Google Scholar
  8. 8.
    Mazady A, Anwar M (2014) Memristor: part II–DC, transient, and RF analysis. IEEE Trans Electron Devices 61(4):1062–1070CrossRefADSGoogle Scholar
  9. 9.
    Osada K, Saitoh Y, Ibe E, Ishibashi K (2003) A 16.7-fA/cell tunnel leakage-suppressed 16-Mb SRAM for handling cosmic-ray-induced multi errors. IEEE J Solid-State Circuits 38(11):1952–1957CrossRefGoogle Scholar
  10. 10.
    Yamaoka FM, Shinozaki Y, Maeda N, Shimazaki Y, Kato K, Shimada S, Yanagisawa K, Osada K (2004) A 300-MHz, 25 µA/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor. In: Proceedings of the IEEE international solid-state circuits conference digest of technical papers. 1, 494–542Google Scholar
  11. 11.
    Kuroda T, Sakurai T (1995) Overview of low-power ULSI circuit techniques. IEICE Trans Electron 78(4):334–344Google Scholar
  12. 12.
    Madiwalar B, Kariyappa BS (2013) Single bit-line 7T SRAM cell for low power and high SNM. In: Proceedings of the IEEE, international multi-conference on automation, computing, communication, control and compressed sensing (imac4 s). IEEE, Kottayam, pp 223–228Google Scholar
  13. 13.
    Grossar E, Stucchi M, Maex K, Dehaene W (2006) Read stability and write-ability analysis of SRAM cells for nanometer technologies. IEEE J Solid-State Circuits 41(11):2577–2588CrossRefGoogle Scholar
  14. 14.
    Eshraghian K, Kavehei O, Rok Cho K, Chappell JM, Iqbal A, Al-Sarawi SF, Abbott D (2012) Memristive device fundamentals and modeling: applications to circuits and systems simulation. Proc IEEE 100(6):1997–2001CrossRefGoogle Scholar
  15. 15.
    Powell M, Yang SH, Falsafi B, Roy K, Vijaykumar TN (2000) Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In: Proceedings of the international symposium on low power electronics and design (ISLPED). pp 90–95Google Scholar
  16. 16.
    Akashe S, Sharma S (2013) Leakage current reduction techniques for 7T SRAM cell in 45 nm technology. Wireless Pers Commun 71(1):123–136CrossRefGoogle Scholar
  17. 17.
    Upadhyay P, Ghosh S, Mandal D, Ghoshal SP (2014) Low static and dynamic power MTCMOS based 12T SRAM cell for high speed memory system. In: Proceedings of the IEEE international joint conference on computer science and software engineering (JCSSE). Chon Buri, pp 212–217Google Scholar
  18. 18.
    Sakurai T, Newton AR (1990) Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circuits 25(2):584–594CrossRefGoogle Scholar
  19. 19.
    Pedram M (1997) Low power design in deep submicron technology. Kluwer Academic Publishers, Netherlands, pp 179–201Google Scholar
  20. 20.
    Sarwar S, Saqueb SAN, Quaiyum F, Harun-Ur Rashid ABM (2013) Memristor-based non-volatile random access memory: hybrid architecture for low power compact memory design. IEEE Access 1:29–34CrossRefGoogle Scholar
  21. 21.
    Chang MF, Chuang CH, Chen MP, Chen LF, Yamauchi H, Chiu PF, Sheu SS (2012) Endurance-aware circuit designs of nonvolatile logic and nonvolatile SRAM using resistive memory (memristor) device. In: Proceedings of the IEEE 17th Asia and South Pacific design automation conference (ASP-DAC). IEEE, Sydney, 329–334Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.Department of ECEITMGwaliorIndia

Personalised recommendations