Evaluation of Worst-Case Execution Time of Tasks on Multi-core Processor

Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 325)

Abstract

In hard real-time systems, it is required to compute the worst-case execution time (WCET) of each task that has become a difficult problem. The increasing complexity of modern processor architectures makes achieving this objective more and more challenging. To measure the WCET of a task, it is necessary to develop a framework on multi-core platform considering the nature of a program and shared resources. Path analysis, one of the static-based approaches is used. It is important to take into account the analysis of paths as it calculates the execution time of each basic block with respect to the cache behavior. The WCET estimates of this analysis are performed using SimpleScalar simulator.

Keywords

WCET Static-based approach SimpleScalar Cache analysis Loop analysis 

References

  1. 1.
    J. Segarra, L.C. Aparicio, Improving the WCET computation in the presence of a lockable instruction cache in multitasking real-time systems. Proc. ACM Trans. J. Syst. 57(7), 695–706 (2011)Google Scholar
  2. 2.
    Y. Ding, W. Zhang, Loop-based instruction prefetching to reduce the worst-case execution time. Proc. IEEE Trans. Comput. 59(6), 855–864 (2010)CrossRefMathSciNetGoogle Scholar
  3. 3.
    P. Radojkovic, S. Girbal, A. Grasset, On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments. Proc. ACM Trans. Archit. Code Optim. 8(4), 34 (2012)Google Scholar
  4. 4.
    S. Bygde, A. Ermedahl, B. Lisper, An efficient algorithm for parametric WCET calculation. Proc. ACM Trans. J. Syst. Archit. 57(6), 614–624 (2011)CrossRefGoogle Scholar
  5. 5.
    Y. LI et al., Timing analysis of concurrent programs running on shared cache multicores, in Proceedings of IEEE on Real-time Systems Symposium (2009)Google Scholar
  6. 6.
    R. Sen, Y.N. Srikant, WCET estimation for executables in the presence of data caches, in Proceedings of 7th ACM and IEEE International Conference and Embedded Software (1998), pp. 203–212Google Scholar
  7. 7.
    X. Li, Y. Liang, T. Mitra, A. Roychoudhury, Chronos: a timing analyzer for embedded software. Sci. Comput. Program. 69, 1–3 (2007)CrossRefMathSciNetGoogle Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.Department of Computer Science and EngineeringThiagarajar College of EngineeringMaduraiIndia

Personalised recommendations