Design of Low-Power Multiplier Using UCSLA Technique

  • S. Ravi
  • Anand Patel
  • Md Shabaz
  • Piyush M. Chaniyara
  • Harish M. Kittur
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 325)

Abstract

Multiplication is one of the major fundamental operations and key hardware blocks in any digital system. This paper presents the comparison of the VLSI design of uniform carry select adder (UCSLA)-based multiplier technique with the variable carry select adder (VCSLA)-based multiplier technique. The analysis is carried out on the different bit sized values of unsigned inputs, and output results show that the area, power, and delay are reduced in the UCSLA-based multiplier technique compared to VCSLA-based technique. The timing delay in 64-bit VCSLA-based multiplier technique is 95.25 ns for performing the multiplication, which is reduced by 11.11 % in the UCSLA-based multiplier technique. In the same manner, area is reduced by 39.42 % and power also reduced by 19.28 % in UCSLA-based multiplier technique. The simulation works of multipliers are carried out in Verilog-HDL (Modelsim). After the simulation, the results are obtained using cadence tool.

Keywords

UCSLA VCSLA CSKA BEC-1 Low power 

References

  1. 1.
    J.M. Rabaey, Digital Integrated Circuit-A Design Perspective (Prentice-Hall, Upper Saddle River, NJ, 2001)Google Scholar
  2. 2.
    T.Y. Ceiang, M.J. Hsiao, Carry-select adder using single ripple carry adder. Electron. Lett. 34(22), 2101–2103 (1998)CrossRefGoogle Scholar
  3. 3.
    B. Ramkumar, H.M. Kittur, Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 371–375 (2012)Google Scholar
  4. 4.
    A. Tyagi, A reduced area scheme for carry-select adders. Computer design: VLSI computers and processors. IEEE international conference (1990), pp. 255–258Google Scholar
  5. 5.
    R. Hemima, C. Chrisjin Gnana Suji, Design of 4 bit low power carry select adder. International conference on signal processing, communication, computing and networking technologies (ICSCCN). IEEE Conference Publications (2011), pp. 685–688Google Scholar
  6. 6.
    K. Allipeers, S. Ahmed Basha, An efficient 64-bit carry select adder with less delay and reduced area application. Int. J. Eng. Res. Appl. 2(5), 550–554 (2012)Google Scholar
  7. 7.
    D.O. Reddy, P. Ramesh Yadav, Carry select adder with low power and area efficiency. IJERD 3(3), 29–35 (2012)Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  • S. Ravi
    • 1
  • Anand Patel
    • 1
  • Md Shabaz
    • 1
  • Piyush M. Chaniyara
    • 1
  • Harish M. Kittur
    • 1
  1. 1.SENSEVIT UniversityVelloreIndia

Personalised recommendations