On-Chip Improved Single Clock Swing Enhanced Charge Pump Circuit

Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 308)


In this paper, an improved single-clock swing-enhanced charge pump circuit is presented. It is an improved version of single-clock swing-enhanced charge pump (SCSECP). We have made certain modifications in the previous SCSECP circuit while keeping the general topology same, and as a result, higher output voltage is achieved. In general, charge pump circuits use the available low-voltage supply to generate a higher voltage, but in our case, the proposed six-stage charge pump gives an output voltage of 51.70 V at no-load for an input voltage of 1.2 V.


Charge pump Clock-level shifter Mixed clock High voltage 


  1. 1.
    Cockcroft, J., Walton, E.: Production of high velocity positive ions. Proc. Roy. Soc. A 136, 619–630 (1932)CrossRefGoogle Scholar
  2. 2.
    Dickson, J.: On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique. IEEE J. Solid-State Circuits 11(3), 374–378 (1976)CrossRefGoogle Scholar
  3. 3.
    Ding, J., Wang, Y., Jia, S., Du, G., Zhang, X.: Clock swing enhanced charge pump. International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp. 1–2 (2011) Google Scholar
  4. 4.
    Ansari, M., Ahmad, W., Signell, S.: Single clock charge pump designed in 0.35 µm technology. In: Proceedings of the 18th International Conference on MIXDES, pp. 552–556 (2011)Google Scholar
  5. 5.
    Roushan, R., Modak, D., Mondal, S., Paily, R.P.: On chip high voltage single clock swing enhanced charge pump circuit in 0.18 µm technology. In: Proceedings of 1st International Conference on Power and Energy in NERIST, pp. 1–5 (2012)Google Scholar
  6. 6.
    Mondal, S., Paily, R.P.: A strategy to enhance the output voltage of a charge pump circuit suitable for energy harvesting. In: International Conference on Microelectronics, Communication and Renewable Energy (ICMiCR-2013) pp. 1–5 (2013)Google Scholar
  7. 7.
    Hamada, M., et al.: A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme. In: Proceedings IEEE Custom Integrated Circuits Conference, pp. 495–498 (1998)Google Scholar
  8. 8.
    Ishihara, F., Sheikh, F., Nikolić, B.: Level-conversion for dual-supply systems. IEEE Trans. VLSI Syst. 12(2), 185–195 (2004)CrossRefGoogle Scholar
  9. 9.
    Chandrakasan, A.P., Brodersen, R.W.: Low power CMOS digital design. Kluwer Academic, Norwell (1995)CrossRefGoogle Scholar
  10. 10.
    Kursun, V., Friedman, E.G.: Multi-voltage CMOS circuit design, pp 91, Wiley, New York (2006)Google Scholar
  11. 11.
    Tanzawa, T.: On-chip high-voltage generator design. Analog circuit and signal processing, Springer, Berlin, p. 116 (2013)Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.North Eastern Regional Institute of Science & TechnologyItanagarIndia

Personalised recommendations