MOS Combinational Circuits

  • Ajit PalEmail author


This chapter deals with metal–oxide–semiconductor (MOS) combinational circuits. The operation of pass-transistor logic circuits based on switch logic is explained and advantages and limitations of pass-transistor logic circuits are highlighted. The different members of pass-transistor logic family are introduced. The static and switching characteristics of multi-input NOR and NAND gates based on gate logic are discussed in detail. The operation of MOS dynamic circuits are explained and charge sharing and charge leakage problems associated with MOS dynamic circuits are introduced. The clock skew problem of MOS dynamic circuits is also discussed. The operation of domino-complementary metal–oxide–semiconductor (CMOS) and (NO Race) NORA-CMOS dynamic circuits is explained. Realization of several example functions, such as full adder, parity generator, and priority encoder, using the three logic styles is considered and their area and delay are compared.


Pass-transistor logic MOS dynamic circuits Complementary pass-transistor logic Swing-restored pass-transistor logic Double pass-transistor logic Charge sharing problem Charge leakage problem Clock skew Domino CMOS NORA CMOS Fan-in Fan-out Switching characteristic Pre-charge logic Priority encoder Parity generator 


  1. 1.
    Fabricius, E.D.: Introduction to VLSI Design. McGraw-Hill, New York (1990)Google Scholar
  2. 2.
    Pucknell, D.A., Eshraghian, K.: Basic VLSI Design Systems and Circuits, 2nd edn. Prentice-Hall of India Private Limited, New Delhi (1988)Google Scholar
  3. 3.
    Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design, 3rd edn. Tata McGraw-Hill Publishing Company Limited, India (2003)Google Scholar
  4. 4.
    Baker, R.J., Li, H.W., Boyce, D.E.: CMOS Design, Layout, and Simulation. IEEE Press, Piscataway (1998)Google Scholar
  5. 5.
    Oklobdzija, V.G., Montoye, R.K.: Design-performance trade-offs in CMOS-domino logic. IEEE J. Solid-State Circuits SC-21(2), 304–306 (1986)CrossRefGoogle Scholar
  6. 6.
    Goncalves, N.F., De Man, H.J.: NORA: a racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits SC-18(3), 261–266 (1983)CrossRefGoogle Scholar
  7. 7.
    Yano, K., Sasaki, Y., Rikino, K., Seki, K.: Top-down pass transistor logic design. IEEE J. Solid-State Circuits 31, 792–803 (1996)CrossRefGoogle Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.Computer Science and EngineeringIndian Institute of Technology KharagpurKharagpurIndia

Personalised recommendations