Advertisement

Adiabatic Logic Circuits

  • Ajit PalEmail author
Chapter

Abstract

This chapter is concerned with adiabatic logic circuits. First, it introduces adiabatic charging which forms the basis of adiabatic circuits. The difference between adiabatic charging and conventional charging of a capacitor is highlighted. As amplification is a fundamental operation performed by electronic circuits to increase the current or voltage drive, adiabatic amplification is considered. The steps of realization of adiabatic logic gates starting with its static complementary metal–oxide–semiconductor (CMOS) counterpart are explained. The realization of pulsed power supply, which is the most fundamental building block of adiabatic circuits, is introduced. The realizations of both synchronous and asynchronous pulsed power supplies are explained. How stepwise charging and discharging can be used to minimize power dissipation is explained. Various partially adiabatic circuits such as efficient charge recovery logic (ECRL), positive feedback adiabatic logic (PFAL) and 2N-2N2P are introduced. Non-adiabatic loss in adiabatic circuits highlighted. The impact of voltage scaling and threshold voltage scaling on the partially adiabatic circuits is discussed.

Keywords

Adiabatic charging Adiabatic amplification Adiabatic logic gates Pulsed power supply Stepwise charging Tank capacitors Partially adiabatic circuits ECRL PFAL 2N−2N2P 

References

  1. 1.
    Dickinson, A.G., Denker, J.S.: Adiabatic dynamic logic. IEEE J. Solid-State Circuits 30(3), 311–315 (1995)CrossRefGoogle Scholar
  2. 2.
    Teichmann P.: Adiabatic logic—future trend and system level perspective. Springer (2012)Google Scholar
  3. 3.
    Athas W.C., Svensson L.J., Tzartzanis N.: A resonant signal driver for two-phase, almost-non-overlapping clocks. IEEE Symp Circuits Syst 4, 129–132 (1996)Google Scholar
  4. 4.
    Svensson L.: Adiabatic switching. In: Chandrakasan, A.P., Brodersen, R.W. (eds.) Low power digital CMOS design, pp. 181–218. Kluwer Academic (1995)Google Scholar
  5. 5.
    Amirante E., Bargagli-Stoffi A., Fischer J., Iannaccone G., Schmitt-Landsiedel D.: Variations of the power dissipation in adiabatic logic gates. Institute for Technical Electronics, Technical University MunichGoogle Scholar
  6. 6.
    Mahmood-Meimand H., Afzali-Kusha A.: Efficient power clock generator for adiabatic logic. IEEE Int. Symp Circuits Syst 4, 642–645 (2001)Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.Computer Science and EngineeringIndian Institute of Technology KharagpurKharagpurIndia

Personalised recommendations