Skip to main content
SpringerLink
Log in

Fault-Tolerant Reversible Logic for Combinational Circuits: A Survey

  • Conference paper
  • First Online:
Proceedings of International Conference on VLSI, Communication, Advanced Devices, Signals & Systems and Networking (VCASAN-2013)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 258))

Abstract

Power minimization is the most required criteria in today’s world of electronics. Reversible logic provides an aid for low power. Fault-tolerant design is the one that enables a system to continue operation, possibly at a reduced level (degradation), rather than failing completely, when some part of the system fails. This helps in serving many safety critical applications. This paper provides a survey of an overview of latest advancements in research of reversible logic techniques at fault-tolerant level. It gives an overview of the methodologies used in the reversible engineering and the fault-tolerant gates used in them. An attempt is made to give a survey of the techniques used in different combinational logics and briefing them.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5:183–191

    Article  MathSciNet  MATH  Google Scholar 

  2. Bennett CH (1973) Logical reversibility of computation. IBMJ Res Dev 17:525–532

    Article  MATH  Google Scholar 

  3. Toffoli T (1980) Reversible computing. In: automata, languages and programming, Verlag, Berlin, pp 632–644

    Google Scholar 

  4. Rahman R, Jamal L, Babu HMH (2011) Design of reversible fault tolerant programmable logic arrays with vector orientation. Int J Inf Commun Technol Res 1(8) (ISSN-2223-4985)

    Google Scholar 

  5. Mitra SK, Chowdhury AR (2012) Minimum cost fault tolerant adder circuits in reversible logic synthesis. IEEE conference 25th international conference on VLSI design (VLSID), 7–11 Jan 2012, pp 334–339

    Google Scholar 

  6. Parhami B (2006) Fault tolerant reversible circuits. In: proceedings of 40th Asimolar conference signals, systems, and computers, Pacific Grove, CA, pp 1726–1729

    Google Scholar 

  7. Sinha HP, Syal N (2012) Design of fault tolerant reversible multiplier. Int J Soft Comput Eng (IJSCE) 1(6):120–124 ISSN: 2231-2307

    Google Scholar 

  8. Bhagyalakshmi HR, Venkatesha MK (2010) Optimized reversible BCD adder using new reversible logic gates. J Comput 2(2):28–32 ISSN 2151-9617

    Google Scholar 

  9. Kaur P, Dhaliwal BS (2012) Design of fault tolerant full Adder/Subtractor using reversible gates. IEEE conference international conference on computer communication and informatics (ICCCI) Coimbatore, India, 10–12 Jan 2012, pp 1–5

    Google Scholar 

  10. Babazadeh S, Haghparast M (2012) Design of a nanometric fault tolerant reversible multiplier circuit. J Basic Appl Sci Res 2(2):1355–1361 ISSN 2090-4304

    Google Scholar 

  11. Islam MDS, Begum Z (2008) Reversible logic synthesis of fault tolerant carry skip BCD adder. J Bangladesh Acad Sci 32(2):193–200

    Google Scholar 

  12. Haghparast M (2008) Design of a novel fault tolerant reversible full adder for nanotechnology based systems. World Appl Sci J 3(1):114–118

    Google Scholar 

  13. Bruce JW, Thornton MA, Shivakumaraiah L, Kokate PS, Li X (2002) Efficient adder circuits based on a conservative reversible logic gates. In: proceedings of IEEE computer society annual symposium on VLSI, Pittsburg, PA, pp 83–88

    Google Scholar 

  14. E. Fredkin and T. Toffoli, “Conservative logic”, Intl. Journal of Theoretical Physics, pp. 219-253, 1982

    Google Scholar 

  15. Ali MB (2012) Optimized design of carry skip BCD adder using new FSNG reversible logic gates. IJCSI Int J Comput Sci Issues 9(4), (3):424–431

    Google Scholar 

  16. Feynman R (1985) Quantum mechanical computers. Opt News 11:11–20

    Article  Google Scholar 

  17. Perkowsi M, Jozwiak L, Kerntopf P, Al-Rabadi A, Coppoa A, Buller Song AX, Khan MMHA, Yanushkevich S, Shmerko VS, Chzazowska-Jeske M (2001) A general decomposition for reversible logic. In: Proceeding RM, Starkville, pp 119–138

    Google Scholar 

  18. Polian I, Hayes JP (2010) Advanced modeling of faults in reversible circuits. IEEE conference, design and test symposium (EWDTS), pp 376–381

    Google Scholar 

  19. Islam MS, Rafiqul Islam M (2005) Minimization of reversible adder circuits. Asian J Inf Technol 4(12):1146–1151

    Google Scholar 

  20. Bharathi M, Neelima K (2012) Scope of reversible engineering at gate-level: fault-tolerant combinational adders. Int J VLSI Des Commun Syst (VLSICS) 3(2):85–98

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. MVJ College of Engineering, Bangalore, India

    M. Poornima & T. Malavika

  2. RV College of Engineering, Bangalore, India

    M. S. Suma & Namita Palecha

Authors
  1. M. Poornima
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. M. S. Suma
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Namita Palecha
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. T. Malavika
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. Poornima .

Editor information

Editors and Affiliations

  1. , Electronics and Communication Engg., B.N.M. Institute of Technology, 12 Main, 27th Cross, BSK II stage, Bangalore, 560070, Karnataka, India

    Veena S. Chakravarthi

  2. , Electronics & Communication Engineering, B.N.M. Institute of Technology, 12 Main, 27th Cross, BSK II stage, Bangalore, 560070, Karnataka, India

    Yasha Jyothi M. Shirur

  3. , Telecomminication Engineering, B.N.M. Institute of Technology, 12 Main, 27th Cross, BSK II stage, 560070, 560070, Karnataka, India

    Rekha Prasad

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer India

About this paper

Cite this paper

Poornima, M., Suma, M.S., Palecha, N., Malavika, T. (2013). Fault-Tolerant Reversible Logic for Combinational Circuits: A Survey. In: Chakravarthi, V., Shirur, Y., Prasad, R. (eds) Proceedings of International Conference on VLSI, Communication, Advanced Devices, Signals & Systems and Networking (VCASAN-2013). Lecture Notes in Electrical Engineering, vol 258. Springer, India. https://doi.org/10.1007/978-81-322-1524-0_12

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-1524-0_12

  • Published:

  • Publisher Name: Springer, India

  • Print ISBN: 978-81-322-1523-3

  • Online ISBN: 978-81-322-1524-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation