Targeting the Parallella

  • Spiros N. Agathos
  • Alexandros Papadogiannakis
  • Vassilios V. Dimakopoulos
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 9233)


Heterogeneous computing involves the combined use of processing elements with different architectures and is widely considered a prerequisite in the quest for higher performance and lower power consumption. To support this trend, the OpenMP standard has been recently augmented with directives that target systems consisting of general-purpose hosts and accelerator devices that may execute portion of a unified application code. In this work we present the first implementation of the OpenMP 4.0 accelerator directives for the Parallella board, a very popular credit-card sized multicore system consisting of a dual-core ARM host processor and a distinct 16-core Epiphany co-processor. We discuss in detail the necessary compiler and runtime infrastructures of our prototype, both for the host and the co-processor sides.


Shared Memory Data Environment Local Memory Runtime System Scratchpad Memory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



The authors would like to thank Adapteva for providing them with a Parallella-16 board through the Parallella University Program.


  1. 1.
  2. 2.
  3. 3.
    Aaberge, T.: Analyzing the Performance of the Epiphany Processor. Master’s thesis, Norwegian Univ. of Science and Technology, Aug 2014Google Scholar
  4. 4.
    Adapteva: Epiphany SDK reference Manual, Sept 2013Google Scholar
  5. 5.
    Adapteva: Parallella Reference Manual, Sept 2014Google Scholar
  6. 6.
    Varghese, A., Bob Edwards, G.M., Rendell, A.P.: Programming the adapteva epiphany 64-core network-on-chip coprocessor. In: Proceedings of the IPDPSW 2014, pp. 984–992. Phoenix, USA, Dec 2014Google Scholar
  7. 7.
    Chow, E., Anzt, H., Dongarra, J.: Asynchronous iterative algorithm for computing incomplete factorizations on GPUs. In: Kunkel, J.M., Ludwig, T. (eds.) ISC High Performance 2015. LNCS, vol. 9137, pp. 1–16. Springer, Heidelberg (2015) Google Scholar
  8. 8.
    Brown Deer Technology, LLC: COPRTHR API Reference (2014)Google Scholar
  9. 9.
    Bull, J.M.: Measuring Synchronisation and scheduling overheads in OpenMP. In: Proceedings of the 1st EWOMP, Lund, Sweden, pp. 99–105, Sept 1999Google Scholar
  10. 10.
    Kirk, D.B., Hwu, W.-M.W.: Programming Massively Parallel Processors. A Hands-on Approach, 2nd edn. Morgan Kaufmann, MA (2012)Google Scholar
  11. 11.
    Dimakopoulos, V.V., Leontiadis, E., Tzoumas, G.: A portable C compiler for OpenMP V. 2.0. In: Proceedings of the EWOMP 2003, Aachen, Germany, pp. 5–11, Sept 2003Google Scholar
  12. 12.
    Intel Corporation: User and Reference Guide for the Intel C++ Compiler 15.0, OpenMP* Support.
  13. 13.
    Liao, C., Yan, Y., de Supinski, B.R., Quinlan, D.J., Chapman, B.: Early experiences with the OpenMP accelerator model. In: Rendell, A.P., Chapman, B.M., Müller, M.S. (eds.) IWOMP 2013. LNCS, vol. 8122, pp. 84–98. Springer, Heidelberg (2013) Google Scholar
  14. 14.
    Mitra, G., Stotzer, E., Jayaraj, A., Rendell, A.P.: Implementation and optimization of the OpenMP accelerator model for the TI keystone II architecture. In: DeRose, L., de Supinski, B.R., Olivier, S.L., Chapman, B.M., Müller, M.S. (eds.) IWOMP 2014. LNCS, vol. 8766, pp. 202–214. Springer, Heidelberg (2014) Google Scholar
  15. 15.
    Newburn, C.J., Deodhar, R., Dmitriev, S., Murty, R., Narayanaswamy, R., Wiegert, J., Chinchilla, F., McGuire, R.: Offload compiler runtime for the Intel\({\textregistered }\) Xeon Phi\(^{\rm TM}\) Coprocessor. In: Kunkel, J.M., Ludwig, T., Meuer, H.W. (eds.) ISC 2013. LNCS, vol. 7905, pp. 239–254. Springer, Heidelberg (2013)Google Scholar
  16. 16.
    OpenACC: The OpenACC Application Programming Interface Vesion 2.0, June 2013Google Scholar
  17. 17.
    OpenMP A.R.B.: OpenMP Application Program Interface V4.0, July 2013Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2015

Authors and Affiliations

  • Spiros N. Agathos
    • 1
  • Alexandros Papadogiannakis
    • 1
  • Vassilios V. Dimakopoulos
    • 1
  1. 1.Department of Computer Science and EngineeringUniversity of IoanninaIoanninaGreece

Personalised recommendations