Abstract

We present verification toolset ITS-tools, featuring a symbolic model-checking back-end engine based on hierarchical set decision diagrams (SDD) that supports reachability, CTL and LTL model-checking and a user-friendly eclipse based front-end. Using model transformations to a Guarded Action Language (GAL) as intermediate format, ITS-tools can analyze third party (Uppaal, Spin, Divine...) specifications.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Eclipse Modeling Framework, http://www.eclipse.org/modeling/emf/
  2. 2.
    Model checking contest @ petri nets home page, http://mcc.lip6.fr/
  3. 3.
    Spin model checker home page, http://spinroot.com/
  4. 4.
    Uppaal home page, http://www.uppaal.org
  5. 5.
    Barnat, J., Brim, L., Havel, V., Havlíček, J., Kriho, J., Lenčo, M., Ročkai, P., Štill, V., Weiser, J.: DiVinE 3.0 – An Explicit-State Model Checker for Multithreaded C & C++ Programs. In: Sharygina, N., Veith, H. (eds.) CAV 2013. LNCS, vol. 8044, pp. 863–868. Springer, Heidelberg (2013)CrossRefGoogle Scholar
  6. 6.
    Ben Maïssa, Y., Kordon, F., Mouline, S., Thierry-Mieg, Y.: Modeling and Analyzing Wireless Sensor Networks with VeriSensor: an Integrated Workflow. Transactions on Petri Nets and Other Models of Concurrency (ToPNoC) VIII, 24–47 (2013)Google Scholar
  7. 7.
    Ben Salem, A.E., Duret-Lutz, A., Kordon, F., Thierry-Mieg, Y.: Symbolic model checking of stutter-invariant properties using generalized testing automata. In: Ábrahám, E., Havelund, K. (eds.) TACAS 2014 (ETAPS). LNCS, vol. 8413, pp. 440–454. Springer, Heidelberg (2014)CrossRefGoogle Scholar
  8. 8.
    Beyer, D.: Improvements in BDD-based reachability analysis of timed automata. In: Oliveira, J.N., Zave, P. (eds.) FME 2001. LNCS, vol. 2021, p. 318. Springer, Heidelberg (2001)CrossRefGoogle Scholar
  9. 9.
    Beyer, D., Lewerentz, C., Noack, A.: Rabbit: A tool for BDD-based verification of real-time systems. In: Hunt Jr., W.A., Somenzi, F. (eds.) CAV 2003. LNCS, vol. 2725, pp. 122–125. Springer, Heidelberg (2003)CrossRefGoogle Scholar
  10. 10.
    Blom, S., van de Pol, J., Weber, M.: lTSmin: distributed and symbolic reachability. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 354–359. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  11. 11.
    Brayton, R.K., et al.: VIS: A System for Verification and Synthesis. In: Alur, R., Henzinger, T.A. (eds.) CAV 1996. LNCS, vol. 1102, pp. 428–432. Springer, Heidelberg (1996)CrossRefGoogle Scholar
  12. 12.
    Choppy, C., Dedova, A., Evangelista, S., Hong, S., Klai, K., Petrucci, L.: The NEO protocol for large-scale distributed database systems: Modelling and initial verification. In: Lilius, J., Penczek, W. (eds.) PETRI NETS 2010. LNCS, vol. 6128, pp. 145–164. Springer, Heidelberg (2010)CrossRefGoogle Scholar
  13. 13.
    Colange, M., Baarir, S., Kordon, F., Thierry-Mieg, Y.: Towards distributed software model-checking using decision diagrams. In: Sharygina, N., Veith, H. (eds.) CAV 2013. LNCS, vol. 8044, pp. 830–845. Springer, Heidelberg (2013)CrossRefGoogle Scholar
  14. 14.
    Colange, M., Kordon, F., Thierry-Mieg, Y., Baarir, S.: State Space Analysis using Symmetries on Decision Diagrams. In: Application of Concurrency to System Design (ACSD), pp. 164–172. IEEE Computer Society (2012)Google Scholar
  15. 15.
    Couvreur, J.M., Encrenaz, E., Paviot-Adet, E., Poitrenaud, D., Wacrenier, P.A.: Data decision diagrams for Petri net analysis. In: Application and Theory of Petri Nets (ICATPN), pp. 129–158 (2002)Google Scholar
  16. 16.
    Couvreur, J.M., Thierry-Mieg, Y.: Hierarchical decision diagrams to exploit model structure. In: Formal Techniques for Networked and Distributed Systems (FORTE), pp. 443–457 (2005)Google Scholar
  17. 17.
    Duret-Lutz, A.: LTL translation improvements in Spot 1.0. International Journal on Critical Computer-Based Systems 5(1/2), 31–54 (2014)CrossRefGoogle Scholar
  18. 18.
    Duret-Lutz, A., Klai, K., Poitrenaud, D., Thierry-Mieg, Y.: Self-loop aggregation product — A new hybrid approach to on-the-fly LTL model checking. In: Bultan, T., Hsiung, P.-A. (eds.) ATVA 2011. LNCS, vol. 6996, pp. 336–350. Springer, Heidelberg (2011)CrossRefGoogle Scholar
  19. 19.
    Emerson, E.A., Lei, C.L.: Modalities for model checking: Branching time logic strikes back. Science of Computer Programming 8(3), 275–306 (1987)CrossRefMATHMathSciNetGoogle Scholar
  20. 20.
    Hamez, A., Thierry-Mieg, Y., Kordon, F.: Hierarchical Set Decision Diagrams and Automatic Saturation. In: van Hee, K.M., Valk, R. (eds.) PETRI NETS 2008. LNCS, vol. 5062, pp. 211–230. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  21. 21.
    Henzinger, T.A., Manna, Z., Pnueli, A.: What good are digital clocks? In: Kuich, W. (ed.) ICALP 1992. LNCS, vol. 623, pp. 545–558. Springer, Heidelberg (1992)CrossRefGoogle Scholar
  22. 22.
    Iwashita, H., Nakata, T., Hirose, F.: Ctl model checking based on forward state traversal. In: Computer-Aided Design (ICCAD). pp. 82–87. IEEE/ACM (1996)Google Scholar
  23. 23.
    Klai, K., Poitrenaud, D.: MC-SOG: An LTL model checker based on symbolic observation graphs. In: van Hee, K.M., Valk, R. (eds.) PETRI NETS 2008. LNCS, vol. 5062, pp. 288–306. Springer, Heidelberg (2008)CrossRefGoogle Scholar
  24. 24.
    Spot, L.R.D.E.: a library for LTL model-checking, http://spot.lip6.fr/
  25. 25.
    Pinchinat, S., Acher, M., Vojtisek, D.: Towards synthesis of attack trees for supporting computer-aided risk analysis. In: Workshop on Formal Methods in the Development of Software (co-located with SEFM) (2014)Google Scholar
  26. 26.
    Somenzi, F., Ravi, K., Bloem, R.: Analysis of symbolic SCC hull algorithms. In: Aagaard, M.D., O’Leary, J.W. (eds.) FMCAD 2002. LNCS, vol. 2517, pp. 88–105. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  27. 27.
    Thierry-Mieg, Y., Poitrenaud, D., Hamez, A., Kordon, F.: Hierarchical set decision diagrams and regular models. In: Kowalewski, S., Philippou, A. (eds.) TACAS 2009. LNCS, vol. 5505, pp. 1–15. Springer, Heidelberg (2009)CrossRefGoogle Scholar
  28. 28.
    Voelter, M., Benz, S., Dietrich, C., Engelmann, B., Helander, M., Kats, L.C.L., Visser, E., Wachsmuth, G.: DSL Engineering - Designing, Implementing and Using Domain-Specific Languages. dslbook.org (2013)Google Scholar
  29. 29.
    Zhang, Y., Bérard, B., Kordon, F., Thierry-Mieg, Y.: Automated Controllability and Synthesis with Hierarchical Set Decision Diagrams. In: Workshop on Discrete Event Systems (WODES). pp. 291–296. IFAC/Elsevier, Berlin, Germany (September 2010)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2015

Authors and Affiliations

  1. 1.Sorbonne Universités, UPMC Univ. Paris 6, LIP6, and CNRS UMR 7606Paris Cedex 05France

Personalised recommendations