Advertisement

Adiabatic CMOS: Limits of Reversible Energy Recovery and First Steps for Design Automation

Chapter
Part of the Lecture Notes in Computer Science book series (LNCS, volume 8911)

Abstract

Standard CMOS technology discards all signal energy during every switching cycle, leading to heat generation that limits the operating speed and the achievable computing performance. Energy-recovery schemes avoid the heat generation, but are often burdened with the cost of significant increase in system complexity and the lack of automated design tools. In this paper, we propose to implement adiabatic CMOS circuits utilizing split-level rails and Bennett clocking, which enable energy-recovery in standard CMOS logic gates with only minor modifications. Using a pessimistic 32 nm bulk MOSFET technology model, a switching energy improvement factor of approximately 10X can be reached over standard CMOS, while we predict that emerging low-leakage transistor technologies potentially enable adiabatic energy improvements up to four orders-of–magnitude over the standard approach. The significant end-result of our method is that we can leverage the huge number of existing standard gate libraries and logic designs for energy-recovery circuits. We outline an approach to integrate the automatic generation of the adiabatic circuits into the standard circuit design flow, including standard gate logic synthesis and place-and-route.

Keywords

CMOS circuit design Adiabatic charging Reversible computing 

Notes

Acknowledgments

This work was supported in part by the National Science Foundation, grant number CHE-1124762.

References

  1. 1.
    ITRS, International Technology Roadmap for Semiconductors, ITRS report (2012). http://www.itrs.net/Links/2012ITRS/Home2012.html
  2. 2.
    Starosel’skii, V.I.: Adiabatic logic circuits: A review. Russ. Microelectron. 31(1), 37–58 (2001) http://dx.doi.org/10.1023/A:1013857006906
  3. 3.
    Valiev, K.A.: Starosel’skii, V.I.: A model and properties of a thermodynamically reversible logic gate. Russ. Microelectron. 29(2), 83–98 (2000)CrossRefGoogle Scholar
  4. 4.
    Younis, S.G.: Asymptotically Zero Energy Computing Using Split-Level Charge Recovery Logic. Ph.D. Thesis. http://dspace.mit.edu/handle/1721.1/7058
  5. 5.
    Lent, C.S., Liu, M., Lu, Y.: Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnology 17(16), 4240–4251 (2006)CrossRefGoogle Scholar
  6. 6.
    Seabaugh, A.C., Zhang, Q.: Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE 98(12), 2095–2110 (2010)CrossRefGoogle Scholar
  7. 7.
    Ionescu, A.M., Riel, H.: Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479(7373), 329–337 (2011)CrossRefGoogle Scholar
  8. 8.
    Patterson, D.: The trouble with multicore. IEEE Spectr. 47, 28–32 (2010)CrossRefGoogle Scholar
  9. 9.
    Esmaeilzadeh, H., Blem, E., Amant, R., Sankaralingam, K., Burger, D.: Dark silicon and the end of multicore scaling. In: 38th Annual International Symposium on Computer Architecture. pp. 365–376. ACM, San Jose, CA (2011)Google Scholar
  10. 10.
    Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5, 183–191 (1961)CrossRefzbMATHMathSciNetGoogle Scholar
  11. 11.
    Costello, D.J., Forney, G.D.: Channel coding: The road to channel capacity. Proc. IEEE 95, 1150–1177 (2007)CrossRefGoogle Scholar
  12. 12.
    Sathe, S.A.V., Ouyang, C., Papaefthymiou, M., Ishii, A., Naffziger, S.: Resonant clock design for a power-efficient high-volume x86-64 microprocessor. In: 2012 IEEE International Solid-State Circuits Conference (ISSCC). p. 68–70. IEEE, San Francisco, CA (2012)Google Scholar
  13. 13.
    Athas, W.C., Svensson, L.J., Koller, J.G., Tzartzanis, N., Chou, E.Y.-C.: Low-power digital systems based on adiabatic-switching principles. IEEE Trans. VLSI Syst. 2(4), 398–407 (1994)CrossRefGoogle Scholar
  14. 14.
    Ferrary, A.: Adiabatic Switching, Adiabatic Logic, 20 March 1966Google Scholar
  15. 15.
    Younis, S.G., Knight, T.F.: Asymptotically zero energy split-level charge recovery logic. In: Proceedings of 1994 International Workshop on Low Power Design, pp. 177–182 (1994)Google Scholar
  16. 16.
    Bennett, C.: Logical reversibility of computation. IBM J. Res. Dev. 17, 525–532 (1973)CrossRefzbMATHGoogle Scholar
  17. 17.
    Predictive Technology Model (PTM) library of the Arizona State University, Nano-CMOS. http://ptm.asu.edu/
  18. 18.
    Linear Technology LTspice IV, version 4.20i. http://www.linear.com/designtools/software/

Copyright information

© Springer-Verlag Berlin Heidelberg 2014

Authors and Affiliations

  1. 1.Center for Nano Science and TechnologyUniversity of Notre DameNotre DameUSA

Personalised recommendations