Skip to main content
  • 357 Accesses

Abstract

The last fifteen years have seen the broad application of chemical-mechanical planarization, also known as chemical-mechanical polishing (CMP), in sub-micron integrated circuit (IC) fabrication. During a CMP process, a silicon wafer with size (diameter) ranging from 4 inch (100mm) to 12 inch (300mm), patterned or blanket, is rotated about its axis while being pressed facedown by a carrier against a polishing platen covered with a soft polymer pad/belt. Slurries with nano-scale abrasive particles and special chemicals are distributed into the wafer and pad/belt interface. These slurry particles and chemicals work with the pressure P applied on the wafer top surface and the relative movement between the wafer and the pad/belt to remove the wafer materials and planarize the wafer surface. A typical configuration of a rotational type CMP machine, where the relative movement is obtained from the rotations of the wafer carrier (polishing head) and polishing platen around their own centers, is shown schematically in Fig. 1.1 1.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. The International Technology Roadmap for Semiconductors,Semiconductor Industry Association, San Jose, CA, U. S. A., 1999.

    Google Scholar 

  2. S. Wolf, Silicon Processing for VLSI Era: Deep Sub-Micron Process Technology, Vol. 4, Lattice Press, Sunset Beach, CA, U. S. A., 2003.

    Google Scholar 

  3. Intel Corporation Website: http://www.intel.com/research/silicon 2002.

  4. S. Wolf, Silicon Processing for VLSI Era: Process Integration, Vol. 2, Lattice Press, Sunset Beach, CA, U. S. A., 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Luo, J., Dornfeld, D.A. (2004). Introduction. In: Integrated Modeling of Chemical Mechanical Planarization for Sub-Micron IC Fabrication. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-07928-7_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-07928-7_1

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-06115-8

  • Online ISBN: 978-3-662-07928-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics