Zusammenfassung
Inhalt dieses Papiers ist die Vorstellung eines Hardware/Software Co-Designs für Rechnerknoten im Internet der Dinge. Als Grundlage dient das M3-Mikrokernsystem, welches mittels einer neuartigen Hardware-Komponente sichere und effiziente Kommunikation zwischen Funktionsbausteinen innerhalb eines System-on-Chip erlaubt. Es wird außerdem ein Ausblick darauf gegeben, wie sichere Kommunikation über Knotengrenzen hinweg ermöglicht werden kann.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Literaturverzeichnis
Simon Biggs, Damon Lee, and Gernot Heiser. The jury is in: Monolithic os design is flawed: Microkernel-based designs improve security. In Proceedings of the 9th Asia-Pacific Workshop on Systems, APSys ’18, New York, NY, USA, 2018. Association for Computing Machinery.
Hermann Härtig, Michael Hohmuth, Jochen Liedtke, Sebastian Schönberg, and Jean Wolter. The performance of μkernel-based systems. In SOSP, volume 97, pages 66–77, 1997.
Hermann Härtig, Michael Hohmuth, Norman Feske, Christian Helmuth, Adam Lackorzynski, Frank Mehnert, and Michael Peter. The nizza secure-system architecture. In 2005 International Conference on Collaborative Computing: Networking, Applications and Worksharing, pages 10–pp. IEEE, 2005.
David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, John F. Brown III, and Anant Agarwal. On-chip interconnection architecture of the tile processor. IEEE Micro, 27:15–31, 10 2007.
Nils Asmussen, Marcus Völp, Benedikt Nöthen, Hermann Härtig, and Gerhard Fettweis. M3: A hardware/operating-system co-design to tame heterogeneous manycores. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS’16, pages 189–203. ACM, 2016.
Norman P. Jouppi, Cliff Young, Nishant Patil, David Patterson, Gaurav Agrawal, Raminder Bajwa, Sarah Bates, Suresh Bhatia, Nan Boden, Al Borchers, Rick Boyle, Pierre-luc Cantin, Clifford Chao, Chris Clark, Jeremy Coriell, Mike Daley, Matt Dau, Jeffrey Dean, Ben Gelb, Tara Vazir Ghaemmaghami, Rajendra Gottipati, William Gulland, Robert Hagmann, C. Richard Ho, Doug Hogberg, John Hu, Robert Hundt, Dan Hurt, Julian Ibarz, Aaron Jaffey, Alek Jaworski, Alexander Kaplan, Harshit Khaitan, Daniel Killebrew, Andy Koch, Naveen Kumar, Steve Lacy, James Laudon, James Law, Diemthu Le, Chris Leary, Zhuyuan Liu, Kyle Lucke, Alan Lundin, Gordon MacKean, Adriana Maggiore, Maire Mahony, Kieran Miller, Rahul Nagarajan, Ravi Narayanaswami, Ray Ni, Kathy Nix, Thomas Norrie, Mark Omernick, Narayana Penukonda, Andy Phelps, Jonathan Ross, Matt Ross, Amir Salek, Emad Samadiani, Chris Severn, Gregory Sizikov, Matthew Snelham, Jed Souter, Dan Steinberg, Andy Swing, Mercedes Tan, Gregory Thorson, Bo Tian, Horia Toma, Erick Tuttle, Vijay Vasudevan, Richard Walter, Walter Wang, Eric Wilcox, and Doe Hyun Yoon. In-datacenter performance analysis of a tensor processing unit. In Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA’17, pages 1–12, New York, NY, USA, 2017. ACM.
Nils Asmussen, Michael Roitzsch, and Hermann Härtig. M3x: Autonomous accelerators via context-enabled fast-path communication. In 2019 USENIX Annual Technical Conference (USENIX ATC 19), pages 617–632, Renton, WA, July 2019. USENIX Association.
Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. The gem5 simulator. SIGARCH Computer Architecture News, 39(2):1–7, u 2011.
Yakun Sophia Shao, Sam Likun Xi, Vijayalakshmi Srinivasan, Gu-Yeon Wei, and David Brooks. Co-designing accelerators and SoC interfaces using gem5-aladdin. In Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO’16, pages 1–12. IEEE, 2016.
Lluis Vilanova, Lina Maudlej, Matthias Hille, Nils Asmussen, Michael Roitzsch, and Mark Silberstein. Caladan: A distributed meta-os for data center disaggregation. In 10th Workshop on Systems for Post-Moore Architectures (SPMA), April 2020.
Nils Asmussen, Michael Roitzsch, and Carsten Weinhold. Pluggable components all the way down. In 1st International Workshop on Next-Generation Operating Systems for Cyber-Physical Systems (NGOSCPS), April 2019.
Sebastian Ertel, Andrés Goens, Justus Adam, and Jeronimo Castrillon. Compiling for concise code and efficient i/o. In Proceedings of the 27th International Conference on Compiler Construction, CC 2018, pages 104–115, New York, NY, USA, 2018. Association for Computing Machinery.
Sebastian Ertel, Justus Adam, Norman A. Rink, Andrés Goens, and Jeronimo Castrillon. Stclang: State thread composition as a foundation for monadic dataflow parallelism. In Proceedings of the 12th ACM SIGPLAN International Symposium on Haskell, Haskell 2019, pages 146–161, New York, NY, USA, 2019. Association for Computing Machinery.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 Der/die Autor(en), exklusiv lizenziert durch Springer Fachmedien Wiesbaden GmbH, ein Teil von Springer Nature
About this paper
Cite this paper
Weinhold, C., Asmussen, N., Roitzsch, M. (2021). Hardware/Software Co-Design für eine Modulare Systemarchitektur. In: Unger, H. (eds) Echtzeit 2020. Informatik aktuell. Springer Vieweg, Wiesbaden. https://doi.org/10.1007/978-3-658-32818-4_3
Download citation
DOI: https://doi.org/10.1007/978-3-658-32818-4_3
Published:
Publisher Name: Springer Vieweg, Wiesbaden
Print ISBN: 978-3-658-32817-7
Online ISBN: 978-3-658-32818-4
eBook Packages: Computer Science and Engineering (German Language)