Skip to main content
SpringerLink
Log in
Book cover

Funktionaler Entwurf digitaler Schaltungen pp 15–70Cite as

Zielstrukturen und -technologien

  • Chapter

  • 65 Accesses

Part of the book series: Springer-Lehrbuch ((SLB))

Zusammenfassung

Zur Realisierung einer bestimmten logischen Funktion mit Hilfe von integrierten Schaltungen gibt es etliche Möglichkeiten. Dieser Abschnitt soll vor der detaillierten Behandlung einzelner Alternativen einen groben Überblick darüber geben, welche Halbleitertechnologien und Realisierungsstrukturen zur Verfügung stehen, wie aus integrierten Schaltungen größere Funktionseinheiten zusammengesetzt werden können und welche Vor- und Nachteile diese Möglichkeiten haben.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  1. Actel Data Book; Sunnyvale, 1991.

    Google Scholar 

  2. A. Almaini: Electronic Logic Systems; Prentice Hall, New York, 1989.

    Google Scholar 

  3. Altera User-Configurable Logic Databook; Santa Clara, 1988.

    Google Scholar 

  4. AMD MACH Family Data Book; Sunnyvale, 1991.

    Google Scholar 

  5. A. Auer: Programmierbare Logik-IC; Hüthig, Heidelberg, 1990.

    Google Scholar 

  6. M. Beunder, J. Kernhof, B. Höfflinger: The CMOS Gate Forest: An Efficient and Flexible High-Performance ASIC Design Environment; IEEE J. of Solid-State Circuits, Band SC-23, S. 387–399, 1988.

    Article  Google Scholar 

  7. S. Brown, R. Francis, J. Rose, Z. Vranesic: Field-Programmable Gate Arrays; Kluwer, Boston, 1992.

    Book  MATH  Google Scholar 

  8. R. Freeman: XC3000 Family of User-Programmable Gate Arrays; Microprocessors & Microsystems, Band 13, S. 313–320, 1989.

    Article  Google Scholar 

  9. J. Frößl, B. Eschermann: Module Generation for AND-1XOR-Fields (XPLAs); Proc. IEEE Int. Conf. on Computer Design, S. 26–29, Cambridge, 1991.

    Google Scholar 

  10. N. Goncalves, H. DeMan: NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures; IEEE J. of Solid-State Circuits, Band SC-18, S. 261–266, 1983.

    Article  Google Scholar 

  11. A. Haines: Field-Programmable Gate Array with Non-Volatile Configuration; Microprocessors and Microsystems, Band 13, S. 305–312, 1989.

    Article  Google Scholar 

  12. D. Hodges, H. Jackson: Analysis and Design of Digital Integrated Circuits; McGraw-Hill, New York, 1987.

    Google Scholar 

  13. E. Hollis: Design of VLSI Gate Array ICs; Prentice-Hall, Englewood Cliffs, 1987.

    Google Scholar 

  14. E. Hörbst, M. Nett, H. Schwärtzel: VENUS — Entwurf von VLSI-Schaltungen; Springer, Berlin, 1986.

    Google Scholar 

  15. M. Hsueh: Symbolic Layout Compaction; in Computer Design Aids for VLSI Circuits, P. Antognetti, D. O. Pederson, H. DeMan (Hrsg.), S. 499–541, 1981.

    Google Scholar 

  16. Spotlighting Gate Arrays; J. of Electronic Engineering, Band 29, Nr. 301, S. 58–75,1992.

    Google Scholar 

  17. A. Kemper, M. Meyer: Entwurf von Semicustom-Schaltungen; Springer, Berlin, 1989.

    Book  Google Scholar 

  18. S. Kopec: PLD-Anwendungen: Auf die Architektur kommt es an; Markt & Technik, Nr. 14, S. 32–36, 1992.

    Google Scholar 

  19. R. Krambeck, C. Lee, H.-F. Law: High-Speed Compact Circuits with CMOS; IEEE J. of Solid-State Circuits, Band SC-17, 1982.

    Google Scholar 

  20. E. Kuh, T. Ohtsuki: Recent Advances in VLSI Layout; Proc. of the IEEE, Band 78, S. 237–263,1990.

    Google Scholar 

  21. B. Landman, R. Russo: On a Pin Versus Block Relationship for Partitions of Logic Graphs; IEEE Trans. on Computers, Band C-20, S. 1469–1479, 1971.

    Article  Google Scholar 

  22. T. Lengauer: Combinatorial Algorithms for Integrated Circuit Layout; Wiley, Chichester, 1990.

    MATH  Google Scholar 

  23. W. Maly: Atlas of IC Technologies; Benjamin/Cummings, Menlo Park, 1987.

    Google Scholar 

  24. D. McCarty, T. Shergowski: Leitfaden zum Beurteilen der Gatterdichte von FPGAs; Elektronik, Nr. 14, S. 52–58, 1990.

    Google Scholar 

  25. C. Mead, L. Conway: Introduction to VLSI Systems; Addison-Wesley, Reading, 1980.

    Google Scholar 

  26. D. Pellerin, M. Holley: Practical Design Using Programmable Logic; Prentice Hall, New York, 1991.

    Google Scholar 

  27. W. Rosenstiel, R. Camposano: Rechnergestützter Entwurf hochintegrierter MOS-Schaltungen; Springer, Berlin, 1989.

    Google Scholar 

  28. R. Sandige: Modern Digital Design; McGraw-Hill, New York, 1991.

    Google Scholar 

  29. J. Siegl, H. Eichele: Hardware-Entwicklung mit ASIC; Hüthig, Heidelberg, 1990.

    Google Scholar 

  30. Siemens ACMOS2-Zellbibliothek; Siemens, München, 1987.

    Google Scholar 

  31. Siemens Semicustom ICs; Siemens, München, 1992.

    Google Scholar 

  32. K. Shambrook: Overview of Multichip Module Technologies; IEEE Multichip Module Workshop, S. 1–9, Santa Cruz, 1991.

    Google Scholar 

  33. C. Stapper: Large-area Fault Clusters and Fault Tolerance in VLSI Circuits; IBM J. on Research and Development, Band 33, S. 163–177, März 1989.

    Google Scholar 

  34. S. Tewksbury, L. Hornak: Wafer Level System Integration: A Review; IEEE Circuits and Devices Magazine, Band 5, S. 22–30, Sept. 1989.

    Article  Google Scholar 

  35. N. Weste, K. Eshraghian: Principles of CMOS VLSI Design — A Systems Perspective; Addison-Wesley, Reading, 1985.

    Google Scholar 

  36. A. Weinberger: Large Scale Integration of MOS Complex Logic: A Layout Method; IEEE J. of Solid-State Circuits, Band SC-2, S. 182–190, 1967.

    Article  Google Scholar 

  37. Xilinx Programmable Gate Array Data Book; Xilinx, San Jose, 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Forschungszentrum Abteilung Computer Science (CRBC), ABB Management AG, CH-5405, Baden-Dättwil, Schweiz

    Dr. Bernhard Eschermann

Authors
  1. Dr. Bernhard Eschermann
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Eschermann, B. (1993). Zielstrukturen und -technologien. In: Funktionaler Entwurf digitaler Schaltungen. Springer-Lehrbuch. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-95710-9_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-95710-9_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-56788-2

  • Online ISBN: 978-3-642-95710-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation