Computer Aided Design for VLSI

  • P. Losleben
Part of the Springer Series in Electrophysics book series (SSEP, volume 5)


Over the past three decades, we have witnessed the remarkable growth of the semiconductor industry from the invention of the transistor to an industry that is all-pervasive in its effect on modern life. LSI technology is visible everywhere; in our watches, calculators, automobiles, appliances, telephones, televisions, weapons, computers, and even our toys. Each time geometries are reduced by half, circuit complexity has potentially increased by four. MOORE’s law shows a resultant doubling of circuit complexity each year. The profusion of new products using this technology are the direct result of a designer’s ability to economically mold his creative ideas to the latest semiconductor process. The success of microprocessors is an excellent example of an approach which broadens the number of potential applications while reducing design cost.


Design Automation Very Large Scale Integration Physical Layout Integrate Circuit Design Data Base Management System 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    MOORE, Gorden; “VLSI: Some Fundamental Challenges”; IEEE Spectrum, Apr 79, pp. 30–37.Google Scholar
  2. 2.
    WEIMANN, Warren; “VLSI Design at Motorola”; unpublished presentation at The 1979 Design Automation Workshop, East Lansing, MI, Oct 79.Google Scholar
  3. 3.
    LATTIN, William; “VLSI Design Methodology, The Problem of the 80’s for Microprocessor Design”; 16th Design Automation Conference Proceedings, San Diego, June 79, pp. 548,9.Google Scholar
  4. 4.
    IEEE Computer Society Design Automation Technical Committee definition of Design Automation.Google Scholar
  5. 5.
    CRAY, S. R. and KISCH, R. N.; “A Progress Report on Computer Applications in Computer Design”, Proc. Western Joint Computer Conference; Feb 56, p. 82.Google Scholar
  6. 6.
    SUTHERLAND, I. E.; “SKETCHPAD”, Proc. AFIPS 1963 SJCC, Vol. 23.Google Scholar
  7. 7.
    BERNHARD, R.; “Technology ’80: Solid State Looks at VLSI”; IEEE Spectrum, Jan 80, p. 44.Google Scholar
  8. 8.
    VANCLEEMPUT, W. M.; Computer Aided Design of Digital Systems, a Bibliography; Vol. I-IV, Computer Science Press, Potomac, MD.Google Scholar
  9. 9.
    Breuer, M. A. (ed.); Design Automation of Digital Systems: Theory and Techniques. Vol. 1: Hardware; Prentice Hall, Englewood Cliffs, NJ, 1972.Google Scholar
  10. 10.
    Breuer, M. A. (ed.); Digital System Design Automation: Languages, Simulation, and Data Base; Computer Science Press, Potomac, MD, 1975.Google Scholar
  11. 11.
    IEEE and ACM; 1st through 16th Proc. Design Automation Conference (Workshop prior to 1975), 1964–1979.Google Scholar
  12. 12.
    Vancleemput, W. M. (ed.); “Tutorial, Computer-Aided Design Tools for Digital Systems”; IEEE Computer Society, Long Beach, CA, 1979.Google Scholar
  13. 13.
    Mead, C. and Conway, L.; Introduction to VLSI Systems; Addison-Wesley, 1980.Google Scholar
  14. 14.
    Fowler, B. R.; “XYMASK”; Bell Laboratories Record, July 1969, pp. 204–209.Google Scholar
  15. 15.
    Hightower, D. W.; “Can CAD Meet the VLSI Design Problems of the 80’s; Proc. 16th Design Automation Conference; June 1979, pp. 552,3.Google Scholar
  16. 16.
    Korenjak, B. J.; “PLOTS: A User Oriented Language for CAD Artwork”: RCA Engineer, Vol. 20 No. 4, Dec 1974, p. 20.Google Scholar
  17. 17.
    SHERWOOD, W.; “Platopla Translation/Optimizer”; Proc. Symp. on Design Automation and Microprocessors, Palo Alto, CA, Feb 77, pp. 28–35.Google Scholar
  18. 18.
    HONG, S. J., et al; “MINI: A Heuristic Approach for Logic Minimization”; IBM Journal of R&D, Vol. 18, No. 5, Sept 74, pp. 443–458.Google Scholar
  19. 19.
    Beke, H., Sansen, W.; “Calmos: A Portable System for the Automatic and Interactive Layout of MOS/LSI”; Proc. 16th Design Automation Conference, San Diego, CA, June 1979, pp. 102–105.Google Scholar
  20. 20.
    EADES, J.; “Gaelic Auto-layout User’s Manual”; Wolfson Institute, University of Edinburgh.Google Scholar
  21. 21.
    Johannsen, D.; “Bristle Blocks: A Silicon Compiler”; Proc. 16th Design Automation Conference, San Diego, CA, 1979, pp. 310–313.Google Scholar
  22. 22.
    GORDEN et. al.; “General Purpose Simulation System/360 CS Version 2 User’s Manual”; SH20–0694–0 IBM Corporation.Google Scholar
  23. 23.
    Markowitz et. al.; “Simscript, A Simulation Programming Language”; Prentice Hall, 1963.Google Scholar
  24. 24.
    Arndt, R. L., Dietmeyer, D. L.; “DDLSIM-A Digital Design Language Simulator”; Proc. NEC (1970), pp. 116–118.Google Scholar
  25. 25.
    MESZTENYI, C. K.; “Computer Design Language Simulation and Boolean Translation”; Technical Report 68–72, Computer Science Center, University of Maryland, June 68.Google Scholar
  26. 26.
    Marsh, R. E.; “Logic Simulation Made Simple with L0GSIM”; IEEE Computer Group Repository, R70–63, 1970, 30 pp.Google Scholar
  27. 27.
    CASE, G. R.; “SALOGS- A CDC 6600 Program to Simulate Digital Logic Networks — Vol. 1 Users Manual;” Sandia Labs, Albuquerque, NM, Report 74–0441, Mar 75.Google Scholar
  28. 28.
    ROMBEEK, H., WILCOX, P.; “Interactive Logic Simulation and Test Pattern Development for Digital Circuitry;” Proc. Electro/76, Boston, MA, May 76, pp. 26.2.1–5.Google Scholar
  29. 29.
    CC-TEGAS4 Test Generation and Simulation System--An Introduction, Comprehensive Computing Systems and Services, Austin, TX, 1979.Google Scholar
  30. 30.
    CHAPPELL, S. G. et al “LAMP: Logic Analyzer for Maintenance Planning--Logic Circuit Simulators” Bell System Technical Journal Vol. 53 No. 8, Oct 74, pp. 1451–76.Google Scholar
  31. 31.
    STRUNGE, J. J.; “Fault Modeling in a Hierarchical Simulator”; Proc. 14th Design Automation Conference, New Orleans, LA, Jun 77, pp. 118–127.Google Scholar
  32. 32.
    Cohen, E.; “Program Reference for SPICE2”; Univ. of Calif., Berkeley, Memo ERL-M593, June 1976.Google Scholar
  33. 33.
    BRANIN, F. H., et al; “ECAP II—A New Circuit Analysis Program”; IEEE Journal of Solid State Circuits, 1971 Vol. 5C-6, pp. 146–166.Google Scholar
  34. 34.
    MCMILLAN, B. B.; “SCEPTRE Users Manual,” Univ. of Calif., Berkeley, Lawrence Radiation Lab, Mar 71.Google Scholar
  35. 35.
    Scell/Mostran Cell Layout and Transient Analysis Programs Users Manual, Westinghouse Electric, Friendship, MD, Apr 77.Google Scholar
  36. 36.
    Dutton, R. W.; Private communication on TANDOM-2D program; Sanford University, 1979.Google Scholar
  37. 37.
    Antoniadis, D. A. et al; “SUPREM II--A program for IC Process Modeling and Simulation;” Stanford Electronic Labs, Stanford University, Tech Rep. SEL 78–020, June 1978.Google Scholar
  38. 38.
    VAUGHN, G. D.; “CDALGO—A Test Pattern Generation Program”; Proc. 13th Design Automation Conf. San Francisco, CA, June 76, pp. 186–193.Google Scholar
  39. 39.
    RAMAMOORTHY, C. V. and CHANG, L. C; “System Modeling and Testing Procedures for Microdiagnostics;” IEEE Trans-Computers, Vol. C-21 No. 11, Nov 72, pp. 1169–1188.Google Scholar
  40. 40.
    Johnson, W. A. et al; “Digital Circuit Test Analysis and Failure Diagnosis using the TITAN System”; Journal of Design Automation and Fault Tolerant Computing, Vol. 1 No. 3, May 1977, pp. 287–309.Google Scholar
  41. 41.
    GOLDSTEIN, L. H.; “Controllability/Observability Analysis of Digital Circuits”; Sandia Laboratories, Albuquerque, NM SAND 78–1895, Nov 78.Google Scholar
  42. 42.
    CORREIA, M.; “Introduction to an LSI Test System;” Proc. 14th Design Automation Conference, New Orleans, LA, June 77, pp. 460–1.Google Scholar
  43. 43.
    Vancleemput, W. M.; Private communication on partitioning—PSL/PSA, Stanford University, 1979.Google Scholar
  44. 44.
    Larsen, R. P.; “Versatile Mask Generation Techniques for Custom Microelectronic Devices”; Proc. 15th Design Automation Conference; Los Vegas, NE, June 1978, pp. 193–8.Google Scholar
  45. 45.
    GIBSON, D.; NANCE, S.; “SLIC--Symbolic Layout of Integrated Circuits”; Proc. 13th Design Automation Conference, San Francisco, CA, June 76, pp. 434–440.Google Scholar
  46. 46.
    WILLIAMS, J. D.; “STICKS—A New Approach to LSI Design”; MIT Dept of EE, MS Thesis, May 77.Google Scholar
  47. 47.
    Newton, R.; Private correspondence on symbolic layout—CABBAGE, Univ. of Calif., Berkeley, 1979.Google Scholar
  48. 48.
    IC LAYOUT Users Manual. Vol. VII, Westinghouse Electric Corp., Friendship, MD, Apr 77.Google Scholar
  49. 49.
    EDGE, T. M.; The PR2D (Place, Route in 2-Dimensions) Automatic Layout Program Handbook; NASA Ref. Pub. 1029, Sept 78.Google Scholar
  50. 50.
    Feller, A. “Automatic Layout of Low-Cost Quick-Turnaround Random-Logic Custom LSI Devices”; Proc. 13th Design Automation Conf., San Francisco, CA, June 1976, pp. 79–85.Google Scholar
  51. 51.
    SCHWEIKERT, D. G.; “Combined Interactive and Automatic Layout of IC’s”; Proc. Int. Symp. on Circuits and Systems, Phoenix, AZ, Apr 77, pp. 432–5.Google Scholar
  52. 52.
    PREAS, B. T. and VANCLEEMPUT, W. M.; “Placement Algorithms for Arbitrarily Shaped Blocks” Proc. 16th Design Automation Conference, San Diego, CA, June 79, pp. 474–480.Google Scholar
  53. 53.
    LAUTHER, U.; “A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation”, Proc. 16th Design Automation Conference, San Diego, CA, June 79, pp. 1–10.Google Scholar
  54. 54.
    AGRAWAL, P. “On the Probability of Success in a Routing Process”; Proc. IEEE, Vol. 64 No. 11, Nov 76, pp. 1624–5.Google Scholar
  55. 55.
    Foster, J. C. “Prerouting Analysis Programs” Proc. 12th Design Automation Conference, Boston, MA, June 1975, pp. 306–310.Google Scholar
  56. 56.
    Cyo, Y. E. et al; “FLOSS: An approach to Automated Layout for High-Volume Designs”; Proc. 14th Design Automation Conference, New Orleans, LA, June 1977, pp. 138–141.Google Scholar
  57. 57.
    SEITZ, C. L.; “Self-timed VLSI Systems”; Proc. Very Large Scale Integration: Architecture, Design, Fabrication; Cal Tech, Pasadena, CA, Jan 79.Google Scholar
  58. 58.
    SUTHERLAND, I. E. and MEAD, C. A., “Microelectronics and Computer Science” Scientific American, Sept 77, pp. 210–228.Google Scholar
  59. 59.
    Dijkstra, E. W. “Programming Considered as a Human Activity” Proc. IFIP, 1965, Spartan Books, Wash., DC.Google Scholar
  60. 60.
    Vancleemput, N. M.; “Computer Hardware Description Languages and their Applications;” Proc. 16th Design Automation Conference, San Diego, CA, June 1979, pp. 554–560.Google Scholar
  61. 61.
    Clare, C. R.; Designing Logic Systems Using State Machines, McGraw-Hill, 1973.Google Scholar
  62. 62.
    Mead, C. A.; Private communication on VLSI design structure, 1979.Google Scholar
  63. 63.
    Newton, R. A., “The Simulation of LSI Circuits” Univ. of Calif., Berkeley, Memo No. UCB/ERL M78/52, July 1978.Google Scholar
  64. 64.
    DIANA v5 Principles of Operation; LISCO Palo Alto, CA, Report DO4, Apr 79.Google Scholar
  65. 65.
    CHAWLA, B. R., et al; “An MOS Circuit Simulator for Integrated Circuit Design”, Proc. Int. Symp. on Circuits and Systems, Newton, MA, Apr 75, pp. 228–230.Google Scholar
  66. 66.
    Hill, D. D.; “ADLIB-SABLE User’s Guide” Computer Systems Lab Tech. Report, Stanford, 1979.Google Scholar
  67. 67.
    Johnson, W. A.; “Behavioral-Level Test Development”; Proc. 16th Design Automation Conference, San Diego, CA, June 1979, pp. 171–9.Google Scholar
  68. 68.
    Losleben, P. and Thompson, K. T. “Topological Analysis for VLSI Circuits”; Proc. 16th Design Automation Conference, San Diego, CA, June 1979, pp. 461–473.Google Scholar
  69. 69.
    O’neil, L. A. et al; “Designer’s Workbench—Efficient and Economical Design Aids”; Proc. 16th Design Automation Conference, San Diego, CA, June 1979, pp. 185–199.Google Scholar
  70. 70.
    Pistilli, P. O.; “Configuration Management (CMS)”; 1978 IEEE Design Automation Workshop on Engineering the Integrated Design Automation System; East Lansing, MI, Oct 1978.Google Scholar
  71. 71.
    Pegram, D. W. Jr.; “Configuration Management Disciplines for Engineering Design and Data Base Administration” IEEE/ACM Design Automation Data Base Workshop, Santa Barbara, CA, Feb 1980.Google Scholar
  72. 72.
    Yates, K. D.; “Design Process Analysis”; IEEE Design Automation as a Dependable Business Operation”, East Lansing, MI, Oct 1977.Google Scholar
  73. 73.
    Wiest, J. D. and Levy, F. K.; A Management Guide to PERT/CPM; Prentice-Hall, Englewood Cliffs, NJ; 1969.Google Scholar
  74. 74.
    LLEWELYN, A.; “So What is the Problem with CAD/CAM?”; CAD/CAM Digest, Nov/Dec 79, pp. 5–6.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1982

Authors and Affiliations

  • P. Losleben

There are no affiliations available

Personalised recommendations